Abstract
The Hybrid Technology MultiThreaded (HTMT) project is an attempt to design a machine with radically new hardware technologies that will scale to a petaflop by the 2004 time frame. These technologies range from multi-hundred GHz CPUs built from superconductive RSFQ devices through active optical networks and 3D holographic memories to Processing-In-Memory (PIM) for active memories. The resulting architecture resembles a three level hierarchy of “networks of processing nodes” of different technologies and functionality. All this new technology, however, has a huge and unknown effect on software execution models for applications. This paper discusses several potential HTMT models and how they can be prototyped and demonstrated using a combination of multithreaded Java and LAN-connected workstations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
ASCI. Accelerated Strategic Computing Initiative (1996), http://www.llnl.gov/asci
ASCI Blue RFP (1996), http://www.llnl.gov/ascijrfp/cover.html,/late.html
Kogge, P.M., Bass, S.C., Brockman, J.B., Chen, D.Z., Sha, E.: Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies. In: Frontiers 1996. 6th Symp. on Frontiers of Massively Parallel Computation, IEEE Comp. Society Press, Los Alamitos (1996)
Gao, G., Likharev, K., Messina, P., Sterling, T.: Hybrid Technology Multithreaded Architecture. In: 6th Symp. on Frontiers of Massively Parallel Computation, Annapolis, MD, pp. 98–105 (1996)
Kogge, P.M., Brockman, J.B., Sterling, T., Gao, G.: Processing In Memory: Chip to Petaflops. In: IRAM Workshop, Int. Symp. on Comp. Arch., Denver, CO (1997) (paper and presentation)
Moshovos, A., Breach, S.E., Vijaykumar, T.N., Sohi, G.S.: Dynamic speculation and synchronization of data dependences. In: Proceedings of the 24th Annual Int. Symp. on Comp. Arch., Denver, CO, pp. 181–193 (1997); ACM SIGARCH and IEEE Comp. Society, Comp. Arch. News (1997)
Gao, G.R., Theobald, K.B., Marquez, A., Strerling, T.: The HTMT Program Execution Model. CAPSL Technical Memo 09 (1997)
Lumetta, S.S., Culler, D.E.: Managing Concurrent Access for Shared Memory Active Messages, Comp. Science Division, Univ. of California at Berkeley
Tucker, L.W., Mainwaring, A.: CMMD: Active Messages on the CM-5, Thinking Machines Corporation (1993)
T.: Active Messages: a Mechanism for Integrated Communication and Computation. In: 19th ISCA (1992)
Birrel, A., Nelson, B.J.: Implementing Remote Procedure Calls. ACM Transactions on Comp. Systems 2(1), 39–59 (1984)
Almasi, G.S., Gottlieb, A.: Highly Parallel Computing, 2nd edn., pp. 253–255 (1994)
Kogge, P.M., Giambra, T., Sasnowitz, H.: RTAIS: An Embedded Parallel Processor for Real-time Decision Aiding. In: 1995 NAECON, Dayton, OH (1995)
Caromel, D., Vayssiere, J.: A Java Framework for Seamless Sequential, Multi-threaded, and Distributed Programming, In: Workshop on Java for High-Perf. Network. Stanford University, Palo Alto (1998)
Hirano, S., Yasu, Y., Igarashi, H.: Performance Evaluation of Popular Distributed Object Technologies for Java. In: Workshop on Java for High-Perf Network Computing. Stanford University, Palo Alto (1998)
Thiruvathukal, G.K., Thomas, L.S., Korczynski, A.T.: Reflective Remote Method Invocation. In: Workshop on Java for High-Perf Network computing. Stanford University, Palo Alto (1998)
Sterling, T.: Proceeding of the 1996 Petaflops Architecture Workshop, The Petaflops Systems Workshops, Caltech/JPL (1996)
Dongarra, J., Bunch, J., Moler, C., Stewart, G.W.: UNPACK User’s Guide. SIAM Publications, Philadelphia (1979)
Wijshoff, H.A.G.: Implementing Sparse BLAS Primitives on Concurrent/Vector Processors: a Case Study. Gibbons, A., Spirakis, P. (eds.) Lectures on parallel computation. Cambridge Int. Series on Parallel Computation, vol. 4. Cambridge university press, Cambridge (1993)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yerosheva, L., Kogge, P.M. (1999). Prototyping Execution Models for HTMT Petaflop Machine in Java. In: Sivasubramaniam, A., Lauria, M. (eds) Network-Based Parallel Computing. Communication, Architecture, and Applications. CANPC 1999. Lecture Notes in Computer Science, vol 1602. Springer, Berlin, Heidelberg. https://doi.org/10.1007/10704826_3
Download citation
DOI: https://doi.org/10.1007/10704826_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65915-0
Online ISBN: 978-3-540-48869-9
eBook Packages: Springer Book Archive