Abstract
This paper describes compact and high-speed hardware architectures for the 128-bit block ciphers AES and Camellia, and reports on their performances as implemented using ASIC libraries and an FPGA chip. A 3-key triple-DES implementation is included for comparison. Small S-Box hardware de-signs using composite field inverters are also described, and are contrasted with conventional S-Boxes generated from truth tables. In comparison with prior work, our architectures obtained the smallest gate counts and the highest throughputs for both of the ciphers. The smallest designs were 5.32 Kgates with a throughput of 235 Mbps for the AES, 6.26 Kgates with 204 Mbps for Camellia, and 5.74 Kgates with 170 Mbps for the triple-DES by using a 0.18-μm library. The highest throughputs of 3.46 Gbps with 36.9 Kgates, 2.15 Gbps with 29.8 Kgates, and 1.07 Gbps with 17.0 Kgates were obtained for the AES, Camellia, and triple-DES respectively, using a 0.13-μm library.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
NIST, Advanced Encryption Standard (AES), FIPS PUB 97 (November 2001), http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
Aoki, K., et al.: Specification of Camellia - a 128-bit Block Cipher Version 2.0 (September 2001), http://info.isl.ntt.co.jp/camellia/CRYPTREC/2001/01espec.pdf
NIST, Data Encryption Standard (DES), FIPS Publication 46-3 (October 1999), http://csrc.nist.gov/publications/fips/fips46-3/fips46-3.pdf
NIST, Triple Data Encryption Algorithm Modes of Operation, ANSI X9.52 (1998)
Daemen, J., et al.: AES Proposal: Rijndael, http://csrc.nist.gov/encryption/aes/rijndael/Rijndael.pdf
ISO/IEC JTC 1/SC27, Information technology - Security techniques, http://www.din.de/ni/sc27
Moriai, S.: Proposal of addition of new cipher suites to TLS to support Camellia, EPOC, and PSEC. In: Proceedings of the Forty-Eighth Internet Engineering Task Force (August 2000), http://www.ietf.org/proceedings/00jul/SLIDES/tls-cep/index.html
TV-Anytime Forum, WG Rights Managements and Protection (RMP), http://www.tv-anytime.org
IPA, CRYPTREC Report (Provisional Translation) (2001), http://www.ipa.go.jp/security/english/cryptrec/cryptrec_report_2000_e.pdf
NESSIE, NESSIE Project announces Selection of Crypto Algorithms (September 2001), http://www.cosic.esat.kuleuven.ac.be/nessie/deliverables/press_release.pdf
Satoh, A., et al.: A Compact Rijndael Hardware Architecture with S-box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239–254. Springer, Heidelberg (2001)
Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient rijndael encryption implementation with composite field arithmetic. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 175–188. Springer, Heidelberg (2001)
Guajardo, J., et al.: Efficient Algorithms for Elliptic Curve Cryptosystems. In: Kaliski Jr., B.S. (ed.) CRYPTO 1997. LNCS, vol. 1294, pp. 342–356. Springer, Heidelberg (1997)
Fan, J.L., et al.: On Efficient Inversion in Tower Fields of Characteristic Two. In: IEEE Intl. Symp. on Information Theory 1997, p. 20 (1997)
Bean, M., et al.: Hardware Performance Simulation of Round 2 Advanced Encryption Standard Algorithm, http://csrc.nist.gov/encryption/aes/round2/NSA-AESfinalreport.pdf
Ichikawa, T., et al.: On Hardware Implementation of 128-bit Block Ciphers (III). In: Proc. SCIS 2001, pp. 669–674 (January 2001)
Scalable AES HW-Module, Institute for Applied Information Processing and Communications, Graz University of Technology (July 2001), http://www.iaik.tu-graz.ac.at/research/vlsi%20design/aes%20for%20smartcards/aes-brochure/IAIK_AES_Module.pdf
Overview Datasheet – High Performance AES (Rijndael) cores for ASIC, Helion Technology (2002), http://www.heliontech.com/downloads/aes_asic_helioncore.pdf
OL_AES – AES Core family Rev 1.4, Ocean Logic Pty Ltd., http://www.ocean-logic.com/pub/OL_AES.pdf
CS5265/75 – AES Simplex Encryption/Decryption Cores, Amphion Semiconductor Ltd. (February 2001), http://www.amphion.com/acrobat/DS5265_75.pdf
Aoki, K., et al.: Camellia: A 128-Bit Block Cipher Suitable for Multiple Platforms Ver. 2.1 (February 2002), http://info.isl.ntt.co.jp/camellia/Publications/camellia.pdf
IPA, CRYPTREC Report 2001 (February 2002), http://www.ipa.go.jp/security/enc/CRYPTREC/fyl4/doc/c01e.pdf
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Satoh, A., Morioka, S. (2003). Hardware-Focused Performance Comparison for the Standard Block Ciphers AES, Camellia, and Triple-DES. In: Boyd, C., Mao, W. (eds) Information Security. ISC 2003. Lecture Notes in Computer Science, vol 2851. Springer, Berlin, Heidelberg. https://doi.org/10.1007/10958513_20
Download citation
DOI: https://doi.org/10.1007/10958513_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20176-2
Online ISBN: 978-3-540-39981-0
eBook Packages: Springer Book Archive