Skip to main content
SpringerLink
Log in

Test Infrastructure for Address-Event-Representation Communications

  • Conference paper
Computational Intelligence and Bioinspired Systems (IWANN 2005)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3512))

Included in the following conference series:

Abstract

Address-Event-Representation (AER) is a communication protocol for transferring spikes between bio-inspired chips. Such systems may consist of a hierarchical structure with several chips that transmit spikes among them in real time, while performing some processing. To develop and test AER based systems it is convenient to have a set of instruments that would allow to: generate AER streams, monitor the output produced by neural chips and modify the spike stream produced by an emitting chip to adapt it to the requirements of the receiving elements. In this paper we present a set of tools that implement these functions developed in the CAVIAR EU project.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 149.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Sivilotti, M.: Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks, Ph.D. Thesis, California Institute of Technology, Pasadena CA (1991)

    Google Scholar 

  2. Cohen, A., Douglas, R., Koch, C., Sejnowski, T., Shamma, S., Horiuchi, T., Indiveri, G.: Report to the National Science Foundation: Workshop on Neuromorphic Engineering, Telluride, Colorado, USA (June-July 2001), http://www.ini.unizh.ch/telluride

  3. Wilen, A., Schade, J., Thornburg, R.: Introduction to PCI Express, Intel Press (2003)

    Google Scholar 

  4. Linares-Barranco, A.: Estudio y evaluación de interfaces para la conexión de sistemas neuromórficos mediante Address- Event-Representation. Ph.D. Thesis, University of Seville, Spain (2003)

    Google Scholar 

  5. Linares-Barranco, A., Senhadji-Navarro, R., García-Vargas, I., Gómez-Rodríguez, F., Jimenez, G., Civit, A.: Synthetic Generation of Address-Event for Real-Time Image Processing. In: Proceedings ETFA 2003, Lisbon, September 2003, vol. 2, pp. 462–467 (2003)

    Google Scholar 

  6. Linares-Barranco, A., Jimenez-Moreno, G., Civit-Ballcels, A., Linares-Barranco, B.: On synthetic AER generation. In: ISCAS 2004, Proceedings of the IEEE 2004, vol. 5, pp. V.784–V.787 (2004)

    Google Scholar 

  7. Cohen, A., et al.: Report on the 2004 Workshop On Neuromorphic Engineering, Telluride, CO (June-July 2004), http://www.ini.unizh.ch/telluride/previous/report04.pdf

  8. Oster, M.: Serverbased Software Architecture for AER systems, http://www.ini.unizh.ch/~mao/AerSoftware/SoftwareOverview.pdf

Download references

Author information

Authors and Affiliations

  1. Departamento de Arquitecturay Tecnología de Computadores, Universidad de Sevilla, Av. Reina Mercedes s/n, 41012, Sevilla, Spain

    R. Paz, F. Gomez-Rodriguez, M. A. Rodriguez, A. Linares-Barranco, G. Jimenez & A. Civit

Authors
  1. R. Paz
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. F. Gomez-Rodriguez
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. M. A. Rodriguez
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. A. Linares-Barranco
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. G. Jimenez
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. A. Civit
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Departamento de Ingeniería Electrónica, Universitat Politècnica de Catalunya (UPC). E.T.S.I. de Telecomunicación, Campus Norte, Edificio C4, C/ Jordi Girona, 1-3, E08034, Barcelona, Spain

    Joan Cabestany

  2. Department of Computer Architecture and Computer Technology, University of Granada,  

    Alberto Prieto

  3. Grupo ISIS, Dpto. Tecnología Electrónica ETSI Telecomunicación, Universidad de Málaga, Campus de Teatinos, 29071, Málaga, Spain

    Francisco Sandoval

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Paz, R., Gomez-Rodriguez, F., Rodriguez, M.A., Linares-Barranco, A., Jimenez, G., Civit, A. (2005). Test Infrastructure for Address-Event-Representation Communications. In: Cabestany, J., Prieto, A., Sandoval, F. (eds) Computational Intelligence and Bioinspired Systems. IWANN 2005. Lecture Notes in Computer Science, vol 3512. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11494669_64

Download citation

  • DOI: https://doi.org/10.1007/11494669_64

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-26208-4

  • Online ISBN: 978-3-540-32106-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation