Skip to main content
Springer Nature Link
Log in

Two Hardware Implementations of the Exhaustive Synthetic AER Generation Method

  • Conference paper
Computational Intelligence and Bioinspired Systems (IWANN 2005)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3512))

Included in the following conference series:

  • 2577 Accesses

Abstract

Address-Event-Representation (AER) is a communications protocol for transferring images between chips, originally developed for bio-inspired image processing systems. In [6], [5] various software methods for synthetic AER generation were presented. But in neuro-inspired research field, hardware methods are needed to generate AER from laptop computers. In this paper two real time implementations of the exhaustive method, proposed in [6], [5], are presented. These implementations can transmit, through AER bus, images stored in a computer using USB-AER board developed by our RTCAR group for the CAVIAR EU project.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Sivilotti, M.: Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks, Ph.D. Thesis, California Institute of Technology, Pasadena CA (1991)

    Google Scholar 

  2. Cohen, A., Douglas, R., Koch, C., Sejnowski, T., Shamma, S., Horiuchi, T., Indiveri, G.: Report to the National Science Foundation: Workshop on Neuromorphic Engineering, Telluride, Colorado, USA (June-July 2001), http://www.ini.unizh.ch/telluride

  3. Boahen, K.A.: Communicating Neuronal Ensembles between Neuromorphic Chips. In: Neuromorphic Systems. Kluwer Academic Publishers, Boston (1998)

    Google Scholar 

  4. Mahowald, M.: VLSI Analogs of Neuronal Visual Processing: A Synthesis of Form and Function. PhD. Thesis, California Institute of Technology Pasadena, California (1992)

    Google Scholar 

  5. Linares-Barranco, A.: Estudio y evaluación de interfaces para la conexión de sistemas neuromórficos mediante Address- Event-Representation. Ph.D. Thesis, University of Seville, Spain (2003)

    Google Scholar 

  6. Linares-Barranco, A., Senhadji-Navarro, R., García-Vargas, I., Gómez-Rodríguez, F., Jimenez, G., Civit, A.: Synthetic Generation of Address-Event for Real-Time Image Processing. In: Proceedings, ETFA 2003, Lisbon, September 2003, vol. 2, pp. 462–467 (2003)

    Google Scholar 

  7. Linares-Barranco, A., Jimenez-Moreno, G., Civit-Ballcels, A., Linares-Barranco, B.: On Synthetic AER Generation. In: ISCAS 2004, Vancouver, Canada (May 2004)

    Google Scholar 

  8. Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P.: Numerical recipes in c: the art of scientific computing. Cambridge University Press, Cambridge (1992)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Arquitectura y Tecnología de Computadores, Universidad de Sevilla, Av. Reina Mercedes s/n, 41012, Sevilla, Spain

    F. Gomez-Rodriguez, R. Paz, L. Miro, A. Linares-Barranco, G. Jimenez & A. Civit

Authors
  1. F. Gomez-Rodriguez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Paz
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. L. Miro
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. A. Linares-Barranco
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. G. Jimenez
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. A. Civit
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Departamento de Ingeniería Electrónica, Universitat Politècnica de Catalunya (UPC). E.T.S.I. de Telecomunicación, Campus Norte, Edificio C4, C/ Jordi Girona, 1-3, E08034, Barcelona, Spain

    Joan Cabestany

  2. Department of Computer Architecture and Computer Technology, University of Granada,  

    Alberto Prieto

  3. Grupo ISIS, Dpto. Tecnología Electrónica ETSI Telecomunicación, Universidad de Málaga, Campus de Teatinos, 29071, Málaga, Spain

    Francisco Sandoval

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Gomez-Rodriguez, F., Paz, R., Miro, L., Linares-Barranco, A., Jimenez, G., Civit, A. (2005). Two Hardware Implementations of the Exhaustive Synthetic AER Generation Method. In: Cabestany, J., Prieto, A., Sandoval, F. (eds) Computational Intelligence and Bioinspired Systems. IWANN 2005. Lecture Notes in Computer Science, vol 3512. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11494669_66

Download citation

  • DOI: https://doi.org/10.1007/11494669_66

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-26208-4

  • Online ISBN: 978-3-540-32106-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation