Skip to main content

Formal Verification of Control Software: A Case Study

  • Conference paper
Innovations in Applied Artificial Intelligence (IEA/AIE 2005)

Abstract

We present a case study of formal verification of control logic for a robotic handling system. We have implemented a system in which properties can be specified in the source code, which is then automatically converted to Java and checked using Java Path Finder. The model checker, working under the assumption of a nondeterministic environment, is able to efficiently verify critical properties of the design.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bienmüller, T., Damm, W., Wittke, H.: The Statemate verification environment, making it real. In: Emmerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 561–567. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  2. Ball, T., Rajamani, S.K.: Automatically validating temporal safety properties of interfaces. In: Dwyer, M.B. (ed.) SPIN 2001. LNCS, vol. 2057, pp. 103–122. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  3. Corbett, J.C., Dwyer, M.B., Hatcliff, J., Laubach, S., Pasareanu, C.S., Robby, Zheng, H.: Bandera: Extracting finite-state models from Java source code. In: 22nd International Conference on Software Engineering (ICSE 2000), pp. 439–448 (2000)

    Google Scholar 

  4. Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT Press, Cambridge (1999)

    Google Scholar 

  5. Godefroid, P.: Model checking for programming languages using verisoft. In: Symposium on Principles of Programming Languages, pp. 174–186 (1997)

    Google Scholar 

  6. Kern, C., Greenstreet, M.R.: Formal verification in hardware design: A survey. ACM Transactions on Design Automation of Electronic Systems 4(2), 123–193 (1999)

    Article  Google Scholar 

  7. Long, B., Hoffman, D., Strooper, P.: Tool support for testing concurrent java components. IEEE Transactions on Software Engineering 29, 555–566 (2003)

    Article  Google Scholar 

  8. Visser, W., Havelund, K., Brat, G., Park, S., Lerda, F.: Model checking programs. Automated Software Engineering Journal 10, 203–232 (2003)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Griesmayer, A., Bloem, R., Hautzendorfer, M., Wotawa, F. (2005). Formal Verification of Control Software: A Case Study. In: Ali, M., Esposito, F. (eds) Innovations in Applied Artificial Intelligence. IEA/AIE 2005. Lecture Notes in Computer Science(), vol 3533. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11504894_108

Download citation

  • DOI: https://doi.org/10.1007/11504894_108

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-26551-1

  • Online ISBN: 978-3-540-31893-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics