Abstract
This paper describes a new rapid prototyping-based design framework for exploring and validating complex multiprocessor architectures for multimedia applications. The new methodology combines a typical ASIC flow with an FPGA flow focused on rapid prototyping. In order to make an exhaustive verification of the system architecture, a reference model that specifies the hardware implementation is used for validating both, HDL description and emulated system. Functional coverage in addition to traditional code coverage is used to test 100% of data, control and structural hazards of the system architecture. The reference model is also part of a stand-alone simulation environment. This allows hardware and application development be supported by a unique system model.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Ray, J., Hoe, J.: High-Level Modeling and FPGA Prototyping of Microprocessors. In: Proceedings of Int. Symposium on Field Programmable Gate Arrays, pp. 100–107 (2003)
Brown, R., Hayes, J., Mudge, T.: Rapid Prototyping and Evaluation of High-Performance Computers. In: Proceedings of the 1996 Conference on Experimental Research in Computer Architectures, pp. 159–168 (1996)
Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. Technical Report 1342 (1997)
Rosenblum, M., Herrod, S., Witchel, E., Gupta, A.: Complete Computer System Simulation: The SimOS approach. IEEE Parallel and Distributed Technology: Systems and Applications 3, 34–43 (1995)
Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Magnusson, P.S., Moestedt, A., Werner, B.: Simics: A Full System Simulation Platform. Computer 35, 50–58 (2002)
ProDesign Electronic GmbH (2005), http://www.prodesigncad.de/
Martínez-Pérez, J., Ballester-Merelo, F., Herrero-Bosch, V., Gadea-Gironés, R.: Ariadna: An FPGA-Oriented 32-bit Processor Core Using Synopsys Flow. In: Synopsys User Group Workshop (2003)
Gshwind, M., Salapura, V., Maurer, D.: FPGA Prototyping of a RISC Processor Core for Embedded Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9, 241–250 (2001)
Kim, Y., Kim, T.: A Design and Tool Reuse Methodology for Rapid Prototyping of Application Specific Instruction Set Processors. In: Proceedings of the 1999 IEEE Workshop on Rapid System Prototyping, pp. 46–51 (1999)
Gateley, J., Greenley, D., Blatt, M., Chen, D., Cooke, S., Dasai, P., Doreswanny, M., Elgood, M., Feierbach, G., Goldsbury, T.: UltraSPARC-I Emulation. In: Proceedings of the 32nd ACM/IEEE Design Automation Conference, pp. 13–18 (1995)
Reuter, C., Martín, J., Stolberg, H.-J., Pirsch, P.: Performance Estimation of Streaming Media Applications for Reconfigurable Platforms. In: International Workshop on Systems, Architectures, Modeling, and Simulation, pp. 42–45 (2003)
Stolberg, H.J., Berekovic, M., Pirsch, P.: A Platform-Independent Methodology for Performance Estimation of Streaming Media Applications. In: Proceedings 2002 IEEE International Conference on Multimedia and EXPO (ICME 2002) (2002) CDROM
Krashincky, R., Batten, C., Hampton, M., Gerding, S., Pharris, B., Casper, F., Asanovic, K.: The Vector-Thread Architecture. IEEE Micro 24, 84–90 (2002)
Rixner, S., et al.: A Bandwidth-Efficient Architecture for Media Processing. In: Proceedings of 31st. Annual IEEE/ACM International Symposium on Microarchitectures MICRO-31, pp. 3–13 (1998)
Omondi, A.R.: Computer Arithmetic Systems: Algorithms, Architecture and Implementations. Prentice Hall International Series in Computer Science (1994)
Lee, R.: Efficiency of MicroSIMD Architectures and Index-mapped Data for Media Processors. In: Proceedings of Media Processors, pp. 34–46 (1999)
Hennessy, J., Patterson, D.: Computer Architecture. A Quantitative Approach, 3rd edn. Morgan Kaufmann, San Francisco (2003)
Berekovic, M., Stolberg, H.J., Pirsch, P.: Multi-Core System-On-Chip Architecture for MPEG-4 Streaming Video. IEEE Transactions on Circuits and Systems for Video Technology (CSVT) 12, 688–699 (2002)
Haque, F., Khan, K., Michelson, J.: The Art of Verification with VERA. Verification Central (2001)
Synopsys: Vera User Guide, version 6.0 (2003)
Gschwind, M., Salapura, V.: A VHDL Design Methodology for FPGAs. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975, pp. 208–217. Springer, Heidelberg (1995)
ProDesign Electronic GmbH: HDL Bridge and Signal Tracker (2004)
Xilinx: Xilinx XAPP176 Configuration and Readback of the Spartan-II and Spartan-IIE Families Application Note, version 2.7 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Vayá, G.P., Langerwerf, J.M., Pirsch, P. (2005). RAPANUI: Rapid Prototyping for Media Processor Architecture Exploration. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2005. Lecture Notes in Computer Science, vol 3553. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11512622_5
Download citation
DOI: https://doi.org/10.1007/11512622_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26969-4
Online ISBN: 978-3-540-31664-0
eBook Packages: Computer ScienceComputer Science (R0)