Abstract
This paper presents an efficient verification method for microprocessors based on virtual machine. Under memory and I/O device models provided by the virtual machine, our simulation tool can not only simulate test programs but also operating systems. This simulation environment is close to the real environment of microprocessors, so it is sufficient for functional verification of microprocessors before tape out. At the same time, our simulation tool can automatically compare the simulation results using the virtual machine as reference model and find the error positions. This method takes full advantage of the virtual machine and greatly improves speed and efficiency of the verification procedure. This method has been successfully applied in the verification of an embedded microprocessor Amex86 designed in our laboratory for six months by five persons.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Guangzuo, C., et al.: System level simulation, emulation and debug method for processors -a new method based HW /SW. Computer Research and Development, China (2001)
Ho, R.C., Yang, C.H., Horowitz, M.A., Dill, D.L.: Architecture Validation for Processors. In: the Proceedings of the 22nd International Symposium on Computer Architecture, Santa Margherita Ligure, Italy (1995)
Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. University of Wisconsin Computer Sciences Technical Report 1342 (1997)
Emer, J., Ahuja, P., Borch, E., Klauser, A., Chi-Keung, L., Shubhendu, S.M., Mukherjee, S., Patil, H., Wallace, S., Binkert, N., Arbor, A., Espasa, R., Juan, T.: Asim: A Performance Model Framework. IEEE Computer (2002)
Pai, V., Ranganathan, P., Adve, S.: RSIM Reference Manual Version 1.0. Technical Report 9705, Department of Electrical and Computer Engineering, Rice University (1997)
Shen, J.: Effective techniques for processor validation and test, PhD thesis. University of TEXAS at AUSTION (1999)
Intel: Embedded Intel 486 processor family developer’s manual (1997), http://www.intel.com
Simics: http://www.simics.net/
Model Technology: ModelSim Foreign Language Interface, http://www.model.com/
Altera: Quartus II Device Handbook, http://www.altera.com/
Massa, A.J.: The debug method and skill using ROM monitors (2003), http://www.eetchina.com/art8800312705617681/617693.htm
Mauer, C.J., Hill, M.D., Wood, D.A.: Full-System Timing-First Simulation. In: The 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems (2002)
Yim, J.-S., Park, C.-J., Yang, W.-S.: Verification Methodology of Compatible Microprocessors. In: The proceedings of 34th Design Automation Conference (1997)
Hu, J., Li, J., Hong, P.: The FPGA verification based ModelSim FLI interface. Application of electronic technique, China  28(7) (2002)
Morris, J.: Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research. In: The 8th Asia-Pacific Computer Systems Architecture Conference (2003)
Giese, C., et al.: Protected mode demo code (1998), http://www.execpc.com/geezer/os/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
An, J., Fan, X., Zhang, S., Wang, D. (2005). An Efficient Verification Method for Microprocessors Based on the Virtual Machine. In: Wu, Z., Chen, C., Guo, M., Bu, J. (eds) Embedded Software and Systems. ICESS 2004. Lecture Notes in Computer Science, vol 3605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11535409_75
Download citation
DOI: https://doi.org/10.1007/11535409_75
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28128-3
Online ISBN: 978-3-540-31823-1
eBook Packages: Computer ScienceComputer Science (R0)