Skip to main content
Springer Nature Link
Log in

CODACS Project: A Development Tool for Embedded System Prototyping

  • Conference paper
Embedded Software and Systems (ICESS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3605))

Included in the following conference series:

  • 1216 Accesses

Abstract

The advent of FPGAs and Intellectual Property core availability allow great freedom in the customization of platform processors for embedded systems. One of the new challenges that such technologies present is how to implement a high performance application on devices with hundreds coarse-grained computing units running at 200 MHz, rather than on one processor running at 20 GHz. Consequently, to profit by spatial parallelism that such devices offer becomes a non marginal issue. From the architectural point of view, at least two questions arise: how to exploit such spatial parallelism; how to program such platforms. The first one brings us to seriously reconsider the dataflow paradigm, given the fine grain nature of its operations. The second one brings us to seriously reconsider the functional programming style, given its inherent simplicity in writing parallel programs. In this paper we will discuss our experience in combining these two approaches inside CODACS (COnfigurable DAtaflow Computing System) demonstrator. The resulting architecture offers interesting properties not only as stand-alone computing system but also as development tool for Application Specific Processor (ASPs) prototyping activities.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Abbas, A., Khan, S., Usman, M.: Optimal application specific processor and development tool design methodology. In: Proc. IEEE Intl. Multi Topic Conference (INMIC), Karachi, Pakistan, December 2002, IEEE Press, Los Alamitos (2002)

    Google Scholar 

  2. AbsInt. aisee, http://www.AbsInt.com/aisee

  3. Albahama, O.T., Cheung, P., Clarke, T.J.: On the viability of FPGA-based integrated coprocessors. In: Pocek, K.L., Arnold, J. (eds.) Proc. IEEE Symp. FPGAs for Custom Computing Machines, April 1996, pp. 206–215 (1996)

    Google Scholar 

  4. ALTERA Corporation. APEX 20K devices: System on a programmable chip solutions (2001), http://www.altera.com/products/devices/apex/apx-index.html

  5. Backus, J.W.: Reduction languges and variable free programming. Technical Report RJ-1010, IBM, Yorktown Heights, NY (April 1972)

    Google Scholar 

  6. Compton, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys 34(2), 171–210 (2002)

    Article  Google Scholar 

  7. GIDEL LTD. PROC20KE board (May 1999), http://www.gidel.com

  8. Haynes, S.D., Stone, J., Cheung, P.Y.K., Wayne, L.: Video image processing with the sonic architecture. Computer 33(4), 50–57 (2000)

    Article  Google Scholar 

  9. Sander, G.: VCG visualization of compiler graphs. Technical Report A01-95, Universit ät des Saarlandes, FB 14 Informatik, 66041 Saarbrücken, Germany (February 1995)

    Google Scholar 

  10. Verdoscia, L.: CODACS project: A demand-data driven reconfigurable architecture. In: Monien, B., Feldmann, R.L. (eds.) Euro-Par 2002. LNCS, vol. 2400, pp. 547–550. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

  11. Verdoscia, L., Danelutto, M., Esposito, R.: CODACS prototype: CHIARA language and its compiler. In: Proceedings of the First International Workshop on Embedded Computing, Tokyo University of Technology, Hachioji, Tokyo, Japan, March 23–26, IEEE Computer Society Press, Los Alamitos (2004)

    Google Scholar 

  12. Verdoscia, L., Vaccaro, R.: A high-level dataflow system. Computing 60(4), 285–305 (1998)

    Article  MATH  MathSciNet  Google Scholar 

  13. Vuletic, M., Pozzi, L., Ienne, P.: Development Environment for Dynamically Reconfigurable Embedded Systems. In: 15th IEEE Intl. Conference on Application- Specific Systems, Architectures and Processors (ASAP 2004), Galveston, Texas, September 27–29, pp. 339–351. IEEE Press, Los Alamitos (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute for High Performance Computing and Networking (ICAR) CNR, Via Castellino, 111, 80131, Napoli, Italy

    Lorenzo Verdoscia

Authors
  1. Lorenzo Verdoscia
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. College of Computer Science, Zhejiang University, 310027, Hangzhou, Zhejiang, China

    Zhaohui Wu

  2. College of Computer Science, Zhejiang University, 973 WSN Joint Lab

    Chun Chen  & Jiajun Bu  & 

  3. Department of Computer Science and Engineering, Shanghai Jiao Tong University, 200030, Shanghai, China

    Minyi Guo

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Verdoscia, L. (2005). CODACS Project: A Development Tool for Embedded System Prototyping. In: Wu, Z., Chen, C., Guo, M., Bu, J. (eds) Embedded Software and Systems. ICESS 2004. Lecture Notes in Computer Science, vol 3605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11535409_8

Download citation

  • DOI: https://doi.org/10.1007/11535409_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-28128-3

  • Online ISBN: 978-3-540-31823-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics