Skip to main content

Automatic Detection of Failure Patterns Using Data Mining

  • Conference paper
Knowledge-Based Intelligent Information and Engineering Systems (KES 2005)

Part of the book series: Lecture Notes in Computer Science ((LNAI,volume 3682))

Abstract

In the semiconductor manufacturing, yield enhancement is an important issue. It is ideal to prevent all failures. However, when a failure occurs, it is important to quickly specify the cause stage and take countermeasures. Reviewing wafer level and composite lot level yield patterns has always been an effective way of identifying yield inhibitors and driving process improvement. This process is very time consuming and as such generally occurs only when the overall yield of a device has dropped significantly enough to warrant investigation. The automatic method of failure pattern extraction from fail bit map provides reduced time to analysis and facilitates yield enhancement. The automatic method of failure pattern extraction from fail bit map provides reduced time to analysis and facilitates yield enhancement. This paper describes the techniques to automatically recognize and classifies a failure pattern using a fail bit map, a new simple schema which facilitates the failure analysis.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Nakamae, K., Itoh, A., Fujioka, H.: Fail pattern classification and analysis system of memory fail bit maps. Modeling and Simulation of Microsystems (2001)

    Google Scholar 

  2. Faucher, M.: Pattern recognition of bit fail maps. In: Proc. International Test Conference, pp. 460–463 (1983)

    Google Scholar 

  3. Cunningham, S.P., MacKinnon, S.: Statistical methods for visual defect metrology. IEEE Transaction on Semiconductor Manufacturing 11(1), 48–53 (1998)

    Article  Google Scholar 

  4. Tsujide, T., et al.: Automatic memory analysis using an expert system with a memory tester/analyszer. In: Proc. International Test Conference, pp. 184–189 (1993)

    Google Scholar 

  5. Sugimoto, M., Hamada, H., Hamada, T.: High speed processing system for meroty failure analysis. NEC Technical Jaurnal, 50 50(6), 11–15 (1997)

    Google Scholar 

  6. Ortega, C.: Human based knowledge for the probe failure pattern classification with the use of a backpropagation neural network. Application on submicron linear technologies. In: IEEE/SEMI Advanced Semiconductor Manufacturing Conference (1998)

    Google Scholar 

  7. Cresswell, M.W.: A Directed-Graph Classifier of Semiconductor Wafer-Test Patterns. IEEE Transaction on Semiconductor Manufacturing (1992)

    Google Scholar 

  8. Ishikawa, S.: Fail Bit Analysis System Semiconductor Memory Wafers. In: Japan International Electronics Manufacturing Technology Symposium (1993)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Han, Y., Kim, J., Lee, C. (2005). Automatic Detection of Failure Patterns Using Data Mining. In: Khosla, R., Howlett, R.J., Jain, L.C. (eds) Knowledge-Based Intelligent Information and Engineering Systems. KES 2005. Lecture Notes in Computer Science(), vol 3682. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11552451_181

Download citation

  • DOI: https://doi.org/10.1007/11552451_181

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-28895-4

  • Online ISBN: 978-3-540-31986-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics