Abstract
This paper proposes novel low-power MPEG-4 motion estimator with deep submicron technologies below 0.13μm. The proposed motion estimator reduces both dynamic and static power consumption so that it is suitable for large leakage process technologies. It exploits breaking-off search to reduce dynamic power consumption. To reduce static power consumption, block-wise shutdown method is employed. From the simulation results, power consumption was reduced to about 60%. The proposed motion estimator was designed in Verilog HDL and the estimated gate counts are about 45,000 gates.
This work was supported by the grant No. R01-2002-000-00039-0 from the Basic Research Program of the Korea Science & Engineering Foundation
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chandrakasan, A., Brodersen, R.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Dordrecht (1995)
Jain, J., Jain, A.: Displacement Measurement and Its Application in Interframe Image Coding. IEEE Transactions on Communications 29, 1799–1808 (1981)
ISO/IEC JTC1/SC29/WG11 14496-2, Coding of Audiovisual Object: Visual (1998)
Richmond, R., Ha, D.: A Low-Power Motion Estimation Block for Low Bit-Rate Wireless Video. In: Proceedings of International Symposium on Low-Power Electronics and Design, pp. 60–63 (2001)
Kuroda, Y., Miyakoshi, J., Miyama, M., Imamura, K., Hashimoto, H., Yoshimoto, M.: A Sub-mW MPEG-4 Motion Estimator Processor Core for Mobile Video Application. In: Proceedings of the Asia South-Pacific Design Automation Conference, pp. 527–528 (2004)
Koga, T., Linuma, K., Hirano, K., Iijima, Y., Ishiguro, T.: Motion compensated interframe coding for video conferencing. In: Proceedings of National Telecommunication Conference, vol. 3, pp. 5.3.1–5.3.5 (1981)
Choi, J., Kim, Y., Wee, J., Lee, S.: Pipelined Wake-Up Scheme to Reduce Power line Noise for Block-Wise Shutdown of Low-Power VLSI Systems. IEICE Transactions on Electronics 87, 629–633 (2004)
Shimizu, T., Arakawa, F., Kawahara, T.: Autonomous Decentralized Low-power System LSI Using Self-Instructing Predictive Shutdown Method. In: Proceedings of Symposium on VLSI Circuits, pp. 55–56 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yeon, GS., Jun, CH., Hwang, TJ., Lee, S., Wee, JK. (2005). Low-Power MPEG-4 Motion Estimator Design for Deep Sub-Micron Multimedia SoC. In: Khosla, R., Howlett, R.J., Jain, L.C. (eds) Knowledge-Based Intelligent Information and Engineering Systems. KES 2005. Lecture Notes in Computer Science(), vol 3683. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11553939_64
Download citation
DOI: https://doi.org/10.1007/11553939_64
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28896-1
Online ISBN: 978-3-540-31990-0
eBook Packages: Computer ScienceComputer Science (R0)