Abstract
Image processing is widely used in many applications, including medical imaging, industrial manufacturing and security systems. In these applications, the size of the image is often very large, the processing time should be very small and the real-time constraints should be met. Therefore, during the last decades, there has been an increasing demand to exploit parallelism in applications. It is possible to explore parallelism along three axes: data-level parallelism (DLP), instruction-level parallelism (ILP) and task-level parallelism (TLP).
This paper explores the limitations and bottlenecks of increasing support for parallelism along the DLP and ILP axes in isolation and in combination. To scrutinize the effect of DLP and ILP in our architecture (template), an area model based on the number of ALUs (ILP) and the number of processing elements (DLP) in the template is defined, as well as a performance model. Based on these models and the template, a set of kernels of image processing applications has been studied to find Pareto optimal architectures in terms of area and number of cycles via multi-objective optimization.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Caarls, W., Jonker, P., Corporaal, H.: Smartcam: Devices for embedded intelligent cameras. In: Proceedings of 3rd seminar on embedded systems, PROGRESS 2002, Utrecht, The Netherlands, October 24, pp. 1–4 (2002) (CD–ROM)
Komen, E.: Low-level Image Processing Architectures. PhD thesis, Delft University of Technology (1990)
Fatemi, H., Corporaal, H., Basten, T., Jonker, P., Kleihorst, R.: Implementing face recognition using a parallel image processing environment based on algorithmic skeletons. In: Proceedings of the 10th Annual Conference of the Advanced School for Computing and Imaging, Port Zelande, The Netherlands, June 2004, pp. 351–357 (2004)
Abbo, A., Kleihorst, R.: Smart cameras: Architectural challenges. In: Proceedings of ACIVS 2002 (Advanced Concepts for Intelligent Vision Systems), Gent, Belgium, pp. 6–13 (2002)
TriMedia Technologies, http://www.semiconductors.philips.com
Khailany, B., Dally, W.J., Rixner, S., Kapasi, U.J., Mattson, P., Namkoong, J., Owens, J.D., Towles, B., Chang, A.: Imagine: Media processing with streams. IEEE Micro, 34–46 (April 2001)
Rixner, S., Dally, W.J., Khailany, B., Mattson, P., Kapasi, U.J., Owens, J.D.: Register organization for media processing. In: Proceedings of the 6th International Symposium on High-Performance Computer Architecture, Toulouse, France, January 2000, pp. 375–386 (2000)
Fonseca, C.M., Fleming, P.J.: An overview of evolutionary algorithms in multiobjective optimization. IEEE Micro 3, 1–16 (1995)
Caarls, W.: Testbench algorithms for smartcam. Technical report, Delft University of Technology, The Netherlands (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fatemi, H., Corporaal, H., Basten, T., Kleihorst, R., Jonker, P. (2005). Designing Area and Performance Constrained SIMD/VLIW Image Processing Architectures. In: Blanc-Talon, J., Philips, W., Popescu, D., Scheunders, P. (eds) Advanced Concepts for Intelligent Vision Systems. ACIVS 2005. Lecture Notes in Computer Science, vol 3708. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11558484_87
Download citation
DOI: https://doi.org/10.1007/11558484_87
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29032-2
Online ISBN: 978-3-540-32046-3
eBook Packages: Computer ScienceComputer Science (R0)