Skip to main content
Springer Nature Link
Log in

Efficient Techniques and Hardware Analysis for Mesh-Connected Processors

  • Conference paper
Distributed and Parallel Computing (ICA3PP 2005)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3719))

  • 593 Accesses

Abstract

This paper proposes efficient techniques to reconfigure a multi-processor array, which embedded in a 6-port switch lattice in the form of a rectangular grid. It has been shown that the proposed architecture with 6-port switches eliminate gate delays and notably increase the harvest when compared with one using 4-port switches. A new rerouting algorithm combines the latest techniques to maximize harvest without increase in reconfiguration time. Experimental results show that the new reconfiguration algorithm consistently outperforms the most efficient algorithm proposed in literature.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Horita, T., Takanami, I.: Fault-tolerant processor arrays based on the 1.5-track switches with flexible spare distributions. IEEE Trans. on Computers 49(6), 542–552 (2000)

    Article  Google Scholar 

  2. Kuo, S.Y., Chen, I.Y.: Efficient reconfiguration algorithms for degradable VLSI/WSI arrays. IEEE Trans. Computer-Aided Design 11(10), 1289–1300 (1992)

    Article  Google Scholar 

  3. Low, C.P., Leong, H.W.: On the reconfiguration of degradable VLSI/WSI arrays. IEEE Trans. Computer-Aided Design of integrated circuits and systems 16(10), 1213–1221 (1997)

    Article  Google Scholar 

  4. Low, C.P.: An efficient reconfiguration algorithm for degradable VLSI/WSI arrays. IEEE Trans. on Computers 49(6), 553–559 (2000)

    Article  Google Scholar 

  5. Jigang, W., Srikanthan, T.: An Improved Reconfiguration Algorithm for Degradable VLSI arrays. Journal of Systems Architecture 49, 23–31 (2003)

    Article  Google Scholar 

  6. Fukushi, M., Horiguchi, S.: Self-Reconfigurable Mesh Array System on FPGA. In: Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 240–248 (2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Centre for High Performance Embedded Systems, Nanyang Technological University, 639798, Singapore

    Wu Jigang & Thambipillai Srikanthan

  2. School of Computer Science and Information Technology, RMIT, Melbourne, Australia

    Schröder Heiko

Authors
  1. Wu Jigang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Thambipillai Srikanthan
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Schröder Heiko
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. School of Information Technology, Geelong, Deakin University, 3217, Vic, Australia

    Michael Hobbs

  2. School of Engineering and Information Technology, Deakin University, Pigdons Road, Geelong

    Andrzej M. Goscinski

  3. Deakin University, Melbourne, Australia

    Wanlei Zhou

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Jigang, W., Srikanthan, T., Heiko, S. (2005). Efficient Techniques and Hardware Analysis for Mesh-Connected Processors. In: Hobbs, M., Goscinski, A.M., Zhou, W. (eds) Distributed and Parallel Computing. ICA3PP 2005. Lecture Notes in Computer Science, vol 3719. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11564621_52

Download citation

  • DOI: https://doi.org/10.1007/11564621_52

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-29235-7

  • Online ISBN: 978-3-540-32071-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics