Abstract
The size and speed of SRAM caches of embedded systems are increasing in response to demands for higher performance. However, the SRAM caches are vulnerable to soft errors originated from energetic nuclear particles or electrical sources. This paper proposes a new protected cache scheme, which provides high performance as well as high fault detection coverage. In this scheme, the cache space is divided into sets of different sizes. Here, the length of tag fields associated to each set is unique and is different from the other sets. The other remained bits of tags are used for protecting the tag using a fault detection scheme e.g., generalized parity. This leads to protect the cache without compromising performance and area with respect to the similar one, fully associative cache. The results obtained from simulating some standard trace files reveal that the proposed scheme exhibits a performance near to fully associative cache but achieves a considerable fault detection coverage which is suitable to be used in the dependable computing.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Agarwal, A., Hennessy, J., Horowitz, M.: Cache Performance of Operating Systems and Multiprogramming. ACM Trans. Computer Systems 6(4), 393–431 (1988)
Agarwal, A., Pudar, S.D.: Column-Associative Caches: a Technique for Reducing the Miss Rate of Direct-Mapped Caches. In: Dal Cin, M., Bode, A. (eds.) Parallel Computer Architectures. LNCS, vol. 732, pp. 179–190. Springer, Heidelberg (1993)
Asadi, G., Miremadi, S.G., Zarandi, H.R., Ejlali, A.R.: Evaluation of Fault-Tolerant Designs Implemented on SRAM-based FPGAs. In: Proc. IEEE/IFIP Pacific Rim International Symposium on Dependable Computing, French, pp. 327–333 (2004)
Bertozzi, D., Benini, L., De Micheli, G.: Low Power Error Resilient Encoding for On-chip Data Buses. In: Proc. of Design, Automation and Test in Europe Conference, France, pp. 102–109 (2002)
Brigham Young University: BYU Cache Simulator, http://tds.cs.byu.edu
Calder, B., Grunwald, D.: Predictive Sequential Associative Cache. In: Proc. 2nd Int’l Symp. High performance Computer Architecture, pp. 244–253 (1996)
Faridpour, A., Hill, M.: Performance Implications of Tolerating Cache Faults. IEEE Trans. on Computers 42(3), 257–267 (1993)
Farooqui, A.A., Oklobdzija, V.G., Sait, S.M.: Area-Time Optimal Adder with Relative Placement Generator. In: Proc. of Int. Symp. on Circuits and Systems, vol. 5, pp. 141–144 (2003)
Imai, H.: Essentials of Error-Control Coding Techniques. Academic Press, San Diego (1990)
Karlsson, J., Liden, P., Dahlgern, P., Johansson, R., Gunneflo, U.: Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms. IEEE Micro 14, 8–23 (1994)
Kim, S., Somani, A.: Area Efficient Architectures for Information Integrity Checking in the Cache Memories. In: Proc. Intl. Symp. Computer Architecture, pp. 246–256 (1999)
Lee, J.H., Lee, J.S., Kim, S.D.: A New Cache Architecture based on Temporal and Spatial Locality. Journal of Systems Architecture 46, 1452–1467 (2000)
Miremadi, G., Torin, J.: Evaluating Processor-Behavior and Three Error-Detection Mechanisms Using Physical Fault Injection. IEEE Trans. Reliability 44, 441–453 (1995)
Mulder, J.M., Quach, N.T., Flynn, M.J.: An Area Model for On-Chip Memories and its Applications. IEEE journal of solid state Circuits 26, 98–106 (1991)
Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable Caches and their Application to Media Processing. In: Proc. Int. Symp. Computer Architecture, pp. 214–224 (2000)
Seznec, A.: A Case for Two-Way Skewed-Associative Caches. In: Proc. Intl. Symp. Computer Architecture, pp. 169–178 (1993)
Shirvani, P., McCuskey, E.J.: PADded Cache: A New Fault-Tolerance Technique for Cache Memories. In: Proc. 17th IEEE VLSI Test Symp., pp. 440–445 (1999)
Smith, A.J.: Cache memories. Computing Survey 14(4), 473–530 (1982)
Standard Performance Evaluation Corporation: SPEC CPU (2000), benchmarks, http://www.specbench.org/osg/cpu2000
Intel Corporation: Pentium® Family Developer’s Manual, http://www.intel.com
Reed, R.: Heavy Ion and Proton Induced Single Event Multiple Upsets. In: IEEE Nuclear and Space Radiation Effects Conference (1997)
Swazey, P.: SRAM Organization, Control, and Speed, and Their Effect on Cache Memory Design. Midcon/87, 434–437 (1987)
Zarandi, H., Sarbazi-Azad, H.: Hierarchical Binary Set Partitioning in Cache Memories. In: To appear in The Journal of Supercomputing, Kluwer Academic Publisher, Dordrecht (2004)
Zarandi, H., Miremadi, S.G., Sarbazi-Azad, H.: Fault Detection Enhancement in Cache Memories Using a High Performance Placement Algorithm. In: IEEE International On-Line Testing Symposium (IOLTS), pp. 101–106 (2004)
Zhang, W., Gurumurthi, S., Kandemir, M., Sivasubramaniam, A.: ICR: In-Cache Replication for Enhancing Data Cache Reliability. In: Proceedings of the International Conference on Dependable Systems and Networks (DSN), pp. 291–300 (2003)
Zhang, C., Vahid, F., Najjar, W.: A Highly Configurable Cache Architecture for Embedded Systems. In: Int. Symp. on Computer Architecture, pp. 136–146 (2003)
Zhang, C., Zhang, X., Yan, Y.: Two Fast and High-Associativity Cache Schemes. IEEE micro, 40–49 (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zarandi, H.R., Miremadi, S.G. (2005). Soft Error Mitigation in Cache Memories of Embedded Systems by Means of a Protected Scheme. In: Maziero, C.A., Gabriel Silva, J., Andrade, A.M.S., de Assis Silva, F.M. (eds) Dependable Computing. LADC 2005. Lecture Notes in Computer Science, vol 3747. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11572329_11
Download citation
DOI: https://doi.org/10.1007/11572329_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29572-3
Online ISBN: 978-3-540-32092-0
eBook Packages: Computer ScienceComputer Science (R0)