Abstract
The on-chip caches usually consume a significant amount of energy in modern microprocessors. This paper presents an I/D filter scheme to reduce the energy consumption of united L2 caches shared by instructions and data. By adding an I/D indicator bit, the cache block is classified into I-block and D-block. For instruction and data accesses, only the corresponding blocks instead of all the blocks in the same set selected are accessed. By this method, we can easily filter the unnecessary way activities and save the energy consumption. This technique uses a small amount of additional hardware without increasing the cache access latency, and the area overhead is negligible. Simplescalar simulator and CACTI were used to evaluate the performance of our proposed architecture, the results shows that the I/D filter scheme is energy efficient for set-associative caches.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Edmondson, J.F., et al.: Internal Organization of the Alpha 21164, A 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor. Digital Tech. J. 7 (1995)
Montenaro, J., et al.: A 160MHz 32b 0.5W CMOS RISC Microprocessor. In: Int. Solid-State Circuits Conf. (1996)
Su, C.L., Despain, A.M.: Cache Design for Energy Efficiency. In: Proc. 28th Int. System Sciences Conf. (1995)
Ghose, K., Kamble, M.B.: Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-line Segmentation. In: Proc. Int. Low Power Electronics and Design Symp. (1999)
Kin, J., Gupta, M., Mangione-Smith, W.H.: The Filter Cache: An Energy Efficient Memory Structure. In: Proc. 30th Int. Microarchitecture Symp., pp. 184–193 (1997)
Ranganathan, P., Adve, S., Jouppi, N.: Reconfigurable CACHEs and their Application to Media Processing. In: International Symposium on Computer Architecture (IACA), pp. 214–224 (2000)
Albonesi, D.H.: Selective CACHE Ways: On Demand CACHE Resource Allocation. In: IEEE/ACM International Symposium on Microarchitecture (MICRO-32), pp. 248–259 (1999)
Yang, J., Gupta, R.: Energy Efficient Frequent Value Data Cache Design. In: Int. Symp. on Microarchitecture (2002)
Zhang, C., Yang, J., Vahid, F.: Low Static-Power Frequent-Value Data Caches. In: Design, Automation and Test in Europe Conference (DATE 2004), Paris, France, pp. 214–219 (2004)
Villa, L., Zhang, M., Asanovic, K.: Dynamic Zero Compression for Cache Energy Reduction. In: IEEE/ACM International Symposium on Microarchitecture (MICRO-33), pp. 214–220 (2000)
Inoue, K., Ishihara, T., Murakami, K.: Way-predicting Set-associative Cache for High Performance and Low Energy Consumption. In: Proc. Int. Low Power Electronics and Design Symp., pp. 273–275 (1999)
Chang, Y.J., Lai, F., Ruan, S.J.: An Efficient Two-level Filter Scheme for Low Power Cache. In: IEEE/ACM 11th Int. Logic and Synthesis Workshop, New Orleans, LA (2002)
Burge, D., Austin, T.: The Simplescalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, Univ. of Wisconsin, Madison (1997)
Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. COMPAQ Western Research Lab (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ma, Z., Ji, Z., Hu, M., Ji, Y. (2005). Energy Efficient United L2 Cache Design with Instruction/Data Filter Scheme. In: Cao, J., Nejdl, W., Xu, M. (eds) Advanced Parallel Processing Technologies. APPT 2005. Lecture Notes in Computer Science, vol 3756. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11573937_8
Download citation
DOI: https://doi.org/10.1007/11573937_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29639-3
Online ISBN: 978-3-540-32107-1
eBook Packages: Computer ScienceComputer Science (R0)