

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

New York University, NY, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Tom Conte Nacho Navarro
Wen-mei W. Hwu Mateo Valero
Theo Ungerer (Eds.)

High Performance Embedded Architectures and Compilers

First International Conference, HiPEAC 2005
Barcelona, Spain, November 17-18, 2005
Proceedings



Springer

Volume Editors

Tom Conte
NC State University, USA
E-mail: conte@ncsu.edu

Nacho Navarro
Universidad Politecnico de Catalunya, Barcelona, Spain
E-mail: nacho@ac.upc.edu

Wen-mei W. Hwu
University of Illinois at Urbana-Champaign, USA
E-mail: w-hwu@uiuc.edu

Mateo Valero
Universidad Politecnico de Catalunya, Barcelona, Spain
E-mail: mateo@ac.upc.edu

Theo Ungerer
University of Augsburg, Germany
E-mail: ungerer@informatik.uni-augsburg.de

Library of Congress Control Number: 2005936049

CR Subject Classification (1998): B.2, C.1, D.3.4, B.5, C.2, D.4

ISSN	0302-9743
ISBN-10	3-540-30317-0 Springer Berlin Heidelberg New York
ISBN-13	978-3-540-30317-6 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springeronline.com

© Springer-Verlag Berlin Heidelberg 2005
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 11587514 06/3142 5 4 3 2 1 0

Preface

As Chairmen of HiPEAC 2005, we have the pleasure of welcoming you to the proceedings of the first international conference promoted by the HiPEAC Network of Excellence. During the last year, HiPEAC has been building its clusters of researchers in computer architecture and advanced compiler techniques for embedded and high-performance computers. Recently, the Summer School has been the seed for a fruitful collaboration of renowned international faculty and young researchers from 23 countries with fresh new ideas. Now, the conference promises to be among the premier forums for discussion and debate on these research topics.

The prestige of a symposium is mainly determined by the quality of its technical program. This first program lived up to our high expectations, thanks to the large number of strong submissions. The Program Committee received a total of 84 submissions; only 17 were selected for presentation as full-length papers and another one as an invited paper. Each paper was rigorously reviewed by three Program Committee members and at least one external referee. Many reviewers spent a great amount of effort to provide detailed feedback. In many cases, such feedback along with constructive shepherding resulted in dramatic improvement in the quality of accepted papers. The names of the Program Committee members and the referees are listed in the proceedings. The net result of this team effort is that the symposium proceedings include outstanding contributions by authors from nine countries in three continents.

In addition to paper presentations, this first HiPEAC conference featured two keynotes delivered by prominent researchers from industry and academia. We would like to especially acknowledge Markus Levy and Per Stenström for agreeing to deliver invited lectures.

The Levy lecture focused on the development of multicore processor benchmarks that address both heterogeneous and homogenous processor implementations. The Stenström lecture covered new opportunities and challenges for the chip-multiprocessing paradigm. They both provided us with insight into current technology and new directions for research and development in compilers and embedded systems.

Many other people have contributed greatly to the organization of HiPEAC 2005. The Steering Committee members provided timely answers to numerous questions regarding all aspects of the symposium preparation. Josep Llosa, Eduard Ayguad and Pilar Armas, the local Chairmen and Financial Chair, covered many time-consuming tasks of organizing a symposium: hotel negotiation, symposium registration and administration. We thank Sally McKee for the publicity, and Michiel Ronse for the website and support for the PC meeting. Many thanks also to the Publication Chair Theo Ungerer, his scientific assistants Jan Petzold

and Faruk Bagci for volume preparation, and to Springer for publishing these proceedings as *Lecture Notes in Computer Science*.

We would like to also note the support from the Sixth Framework Programme of the European Union, represented by our Project Officer Mercè Griera i Fisa, for sponsoring the event and the student travel grants.

Finally, we would like to thank the contributors and participants, whose interest is the reason for the success of this symposium.

September 2005

Tom Conte
Nacho Navarro
Wen-mei W. Hwu
Mateo Valero

Organization

Executive Committee

General Chairs	Tom Conte (NC State University, USA) Nacho Navarro (UPC, Spain)
Program Committee Chairs	Wen-mei W. Hwu (UIUC, USA) Mateo Valero (UPC Barcelona, Spain)
Publicity Chair	Sally McKee (Cornell University, USA)
Publication Chair	Theo Ungerer (University of Augsburg, Germany)
Local Arrangements Chairs	Eduard Ayguade (UPC, Spain) Josep Llosa (UPC, Spain)
Registration/Finance Chair	Pilar Armas (UPC, Spain)
Web Chair	Michiel Ronsse (Ghent University, Belgium)

Program Committee

David August	Princeton University, USA
David Bernstein	IBM Haifa Research Lab, Israel
Mike O'Boyle	University of Edinburgh, UK
Brad Calder	University of California at San Diego, USA
Jesus Corbal	Intel Labs Barcelona, Spain
Alex Dean	NC State University, USA
Koen De Bosschere	Ghent University, Belgium
Jose Duato	UPV, Spain
Marc Duranton	Philips, France
Krisztian Flautner	ARM Ltd., Cambridge, UK
Jose Fortes	University of Florida, USA
Roberto Giorgi	University of Siena, Italy
Rajiv Gupta	University of Arizona, USA
Kazuki Joe	Nara Women's University, Japan
Manolis Katevenis	ICS, FORTH, Greece
Stefanos Kaxiras	University of Patras, Greece
Victor Malyshekin	Russian Academy of Sciences, Russia
William Mangione-Smith	UCLA, USA
Avi Mendelson	Intel, Israel
Enric Morancho	UPC, Spain
Jaime Moreno	IBM T.J. Watson Research Center, USA
Andreas Moshovos	University of Toronto, Canada
Trevor Mudge	University of Michigan, USA
Alex Nicolau	University of California, USA

VIII Organization

Yale Patt	University of Texas at Austin, USA
Antonio Prete	University of Pisa, Italy
Alex Ramirez	UPC, Spain
Jim Smith	University of Wisconsin, USA
Per Stenström	Chalmers University, Sweden
Olivier Temam	INRIA Futurs, France
Theo Ungerer	University of Augsburg, Germany
Stamatis Vassiliadis	T.U. Delft, The Netherlands
Jingling Xue	University of New South Wales, Australia

Steering Committee

Anant Agarwal	MIT, USA
Koen De Bosschere	Ghent University, Belgium
Mike O'Boyle	University of Edinburgh, UK
Brad Calder	University of California, USA
Rajiv Gupta	University of Arizona, USA
Wen-mei W. Hwu	UIUC, USA
Josep Llosa	UPC, Spain
Margaret Martonosi	Princeton University, USA
Per Stenström	Chalmers University, Sweden
Olivier Teman	INRIA Futurs, France

Reviewers

Adrian Cristal	David H. Albonesi
Alexander V. Veidenbaum	Antonio Gonzalez
Alex Ramirez	David August
Jean-Loup Baer	David Bernstein
Angelos Bilas	Javier D. Bruguera
Brad Calder	Jose Maria Cela
Christine Eisenbeis	Christos Kozyrakis
Tom Conte	Doug Burger
Dan Connors	Alex Dean
Daniel A. Jimenez	Jose Duato
Michel Dubois	Marc Duranton
Eduard Ayguade	Enric Moranco
Esther Salami	Krisztian Flautner
Jose Fortes	Jean-Luc Gaudiot
Roberto Giorgi	Rajiv Gupta
Wen-mei W. Hwu	Jaume Abella
Jose Manuel Garcia-Carrasco	Jaime Moreno
Kazuki Joe	Jorge Garcia
Jose M. Barcelo	Josep Llosa

Javier Verdú
Manolis G.H. Katevenis
Koen De Bosschere
Kunle Olukotun
William Mangione-Smith
José F. Martínez
Michael Francis O'Boyle
Andreas Moshovos
Walid A. Najjar
Oliverio J. Santana
Pradip Bose
Peter M.W. Knijnenburg
Michiel Ronsse
Ronny Ronen
Pascal Sainrat
Toshinori Sato
James Smith
Olivier Temam
Dean M. Tullsen
Stamatis Vassiliadis
Jingling Xue
Dionisios Pnevmatikatos
Daniele Mangano
Alessandro Bardine
Sandro Bartolini
Nidhi Aggarwal
Kyle Nesbit
Tejas Karkhanis

David Kaeli
Stefanos Kaxiras
Krste Asanovic
Victor Malyskin
Mario Nemirovsky
Avi Mendelson
Ramon Beivide
Nacho J. Navarro
Alex Nicolau
Yale Patt
Per Stenström
Antonio Prete
Roger Espasa
Sarita V. Adve
Sandhya Dwarkadas
Andre Seznec
Jesus Sanchez
Josep Torrellas
Theo Ungerer
Valentin Puente
Yiannos Sazeides
George Apostolopoulos
Paolo Masci
Ida Savino
Paolo Bennati
Shiliang Hu
Jason Cantin
Wooseok Chang

Table of Contents

Invited Program

Keynote 1: Using EEMBC Benchmarks to Understand Processor Behavior in Embedded Applications <i>Markus Levy</i>	3
Keynote 2: The Chip-Multiprocessing Paradigm Shift: Opportunities and Challenges <i>Per Stenström</i>	5
Software Defined Radio – A High Performance Embedded Challenge <i>Hyunseok Lee, Yuan Lin, Yoav Harel, Mark Woh, Scott Mahlke, Trevor Mudge, Krisztian Flautner</i>	6

I Analysis and Evaluation Techniques

A Practical Method for Quickly Evaluating Program Optimizations <i>Grigori Fursin, Albert Cohen, Michael O’Boyle, Olivier Temam</i>	29
Efficient Sampling Startup for Sampled Processor Simulation <i>Michael Van Biesbrouck, Lieven Eeckhout, Brad Calder</i>	47
Enhancing Network Processor Simulation Speed with Statistical Input Sampling <i>Jia Yu, Jun Yang, Shaojie Chen, Yan Luo, Lazmi Bhuyan</i>	68

II Novel Memory and Interconnect Architectures

Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems <i>Ke Ning, David Kaeli</i>	87
Beyond Basic Region Caching: Specializing Cache Structures for High Performance and Energy Conservation <i>Michael J. Geiger, Sally A. McKee, Gary S. Tyson</i>	102
Streaming Sparse Matrix Compression/Decompression <i>David Moloney, Dermot Geraghty, Colm McSweeney, Ciaran McElroy</i>	116

XAMM: A High-Performance Automatic Memory Management System with Memory-Constrained Designs <i>Gansha Wu, Xin Zhou, Guei-Yuan Lueh, Jesse Z Fang, Peng Guo, Jinzhao Peng, Victor Ying</i>	130
---	-----

III Security Architecture

Memory-Centric Security Architecture <i>Weidong Shi, Chenghui Lu, Hsien-Hsin S. Lee</i>	153
A Novel Batch Rekeying Processor Architecture for Secure Multicast Key Management <i>Abdulhadi Shoufan, Sorin A. Huss, Murtuza Cutleriwala</i>	169
Arc3D: A 3D Obfuscation Architecture <i>Mahadevan Gomathisankaran, Akhilesh Tyagi</i>	184

IV Novel Compiler and Runtime Techniques

Dynamic Code Region (DCR) Based Program Phase Tracking and Prediction for Dynamic Optimizations <i>Jinpyo Kim, Sreekumar V. Kodakara, Wei-Chung Hsu, David J. Lilja, Pen-Chung Yew</i>	203
Induction Variable Analysis with Delayed Abstractions <i>Sebastian Pop, Albert Cohen, Georges-André Silber</i>	218
Garbage Collection Hints <i>Dries Buytaert, Kris Venstermans, Lieven Eeckhout, Koen De Bosschere</i>	233

V Domain Specific Architectures

Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors <i>Bengu Li, Ganesh Venkatesh, Brad Calder, Rajiv Gupta</i>	251
Dynamic Evolution of Congestion Trees: Analysis and Impact on Switch Architecture <i>P.J. García, J. Flich, J. Duato, I. Johnson, F.J. Quiles, F. Naven</i>	266

A Single (Unified) Shader GPU Microarchitecture for Embedded Systems	
<i>Victor Moya, Carlos González, Jordi Roca, Agustín Fernández, Roger Espasa</i>	286
A Low-Power DSP-Enhanced 32-Bit EISC Processor	
<i>Hyun-Gyu Kim, Hyeong-Cheol Oh</i>	302
Author Index	317