Skip to main content

RISC/DSP Dual Core Wireless SoC Processor Focused on Multimedia Applications

  • Conference paper
Embedded and Ubiquitous Computing – EUC 2005 (EUC 2005)

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 3824))

Included in the following conference series:

  • 713 Accesses

Abstract

The key technology of the mobile multimedia application is System-On-Chip processor that integrates the major function unit with low power consumption using a small battery. The wireless communication is practical technology, which makes comfortable communications between devices, such as IEEE 802.11a/b/g and Bluetooth. By the modern streaming technology with compression, like mpeg, the wireless communication triggers high quality media service without wires.

The wireless communication spend a quite large portion of energy of mobile device if data flows continuously, hence a delicate energy control may needed to fulfill a saving of the limited energy. Due to these issues, integrating the wireless function units into the high performance embedded processor supports a seamless control of power consumption of wireless part, and the communication data flows are sealed in the SoC chip, which reduces inter-chip communiaction energy between a main processor and a wireless media access controller.

We focused the high performance wireless multimedia applications are suffered by the energy consumption, so we alleviated the power issue by integrating of IEEE 802.11a/b/g media access controller, modem, ADC/DAC, high performance DSP, and RISC core in a silicon.

We present a wireless capable SoC processor, GDM5104, that integrated the multiple wireless media access controller as well as CCK/ OFDM/ GFSK modem and ADC/DAC also. Furthermore, the processor integrates RISC and DSP independent cores with appropriate caches, and rich peripherals that sufficient to implement mobile multimedia applications, hence the processor exhibits wireless connectivity with low power consumption. The processor is fabricated in a 0.18um standard CMOS technology, and operates at 133MHz RISC, and 100MHz DSP, which provides full capability of wireless multimedia processing.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D., Dwarkadas, S., Scott, M.: Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In: Intl. Symp. on Microarchitecture (MICRO), pp. 356–367 (2002)

    Google Scholar 

  2. Iyer, A., Marculescu, D.: Power efficiency of voltage scaling in multiple clock. In: Proc. Intl. Conf. CAD, pp. 379–386 (2002)

    Google Scholar 

  3. Macii, E., Pedram, M., Somenzi, F.: High-Level Power Modeling, Estimation and Optimization. In: Proc. DAC, pp. 504–511 (1997)

    Google Scholar 

  4. Intel PXA27x Processor Family Developer’s Manual (2004)

    Google Scholar 

  5. Crow, B.P., Widjaja, I., Kim, J.G., Sakai, P.T.: IEEE 802.11 Wireless Local Area Networks. IEEE Commun. Mag. 35(9), 116–126 (1997)

    Article  Google Scholar 

  6. Brandenburg, K.: MP3 and AAC Explained K. Brandenburg. MP3 and AAC Explained. In: 17th Intl. Conf. High Quality Audio Coding (1999)

    Google Scholar 

  7. Haartsen, J.C.: The Bluetooth radio system. In: IEEE Pers. Commun. Mag., pp. 28–36 (2000)

    Google Scholar 

  8. Suh, H.-J., Lim, H.J., Kim, J.: GDM5302: Wireless Integration of a Mobile Multimedia Processor. In: 2005 Intl. Conf. Embedded Systems and Applications, pp. 182–187 (2005)

    Google Scholar 

  9. AMBA Specification rev 2.0 ARM (1999)

    Google Scholar 

  10. Wires, K., Schulte, M., Stine, J.: Variable-Correction Truncated Floating Point Multipliers. In: 34th Intl. Asilomar Conf. Signals, Circuits and Systems, pp. 1344–1348 (2000)

    Google Scholar 

  11. Kanthak, S., Schutz, K., Ney, N.: Using SIMD Instructions for Fast Likelihood Calculation in LVCSR. In: Proc. of the IEEE Int. Conf. on Acoustics, Speech and Signal Processing (2000)

    Google Scholar 

  12. Kandemir, M., Choudhary, A.: Compiler-directed scratch pad memory hierarchy design and management. In: 39th ACM/IEEE Design Automation Conf., pp. 690–695 (2002)

    Google Scholar 

  13. eCos User Guide Red Hat, Inc., eCosCentric Ltd. (2003), available on, http://ecos.sourceware.org/docs-latest/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Suh, HJ., Kim, J. (2005). RISC/DSP Dual Core Wireless SoC Processor Focused on Multimedia Applications. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_34

Download citation

  • DOI: https://doi.org/10.1007/11596356_34

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-30807-2

  • Online ISBN: 978-3-540-32295-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics