Abstract
This paper proposes novel high-performance bus architecture for memory-intensive embedded multimedia SoCs. It has a pipelined bidirectional bus for high speed and small area. It has two separate bus called system bus and memory bus, where memory-intensive IPs are connected to memory bus so not to degrade system bus performance. To avoid starvation of low-priority masters, the proposed bus exploits probability-based arbitration policy where the arbitration probability of each master is determined in proportion to its execution time. To increase transmission bandwidth, it also exploits bus partitioning where several masters often access their slaves concurrently without multilayer structure. The proposed bus is designed, implemented, verified, and evaluated in hardware level. Simulation results show that the proposed bus improves effective bandwidth by 2.8~3.6 times and communication latency by 3.1~4.7 times when compared to AMBA bus.
This work was supported by grant No. R01-2005-000-10540-0 from the Basic Research Program of the Korea Science and Engineering Foundation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Keating, M., Bricaud, P.: Reuse Methodology Manual for System-on-a-Chip Designs. Kluwer Academic Publishers, Dordrecht (1998)
ARM: AMBA Specification Overview, http://www.arm.com/Pro+Peripherals/AMBA
IBM: CoreConnect Bus Architecture, http://www.chips.ibm.com/products/coreconnect/docs/cron_wp.pdf
Sonics: Sonics μNetwork Technical Overview, http://www.sonicsinc.com/Documents/Overview.pdf
OCP International Partnership: Open Core Protocol Specification, http://www.ocpip.org
Anjo, K., Okamura, A., Motomura, M.: Wrapper-Based Bus Implementation Techniques for Performance Improvement and Cost Reduction. IEEE Journal of Solid-State Circuits 35, 804–817 (2004)
Lu, R., Koh, C.-K.: SAMBA-bus: A High Performance Bus Architecture for System-on-Chips. In: Proceedings of International Conference on Computer-Aided Design, pp. 8–12 (2003)
Plosila, J., Seceleanu, T., Liljeberg, P.: Implementation of a Self-Timed Segmented Bus. IEEE Design and Test of Computers 20, 44–45 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Seo, GH., Jung, WY., Lee, S., Wee, JK. (2005). Pipelined Bidirectional Bus Architecture for Embedded Multimedia SoCs. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_37
Download citation
DOI: https://doi.org/10.1007/11596356_37
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30807-2
Online ISBN: 978-3-540-32295-5
eBook Packages: Computer ScienceComputer Science (R0)