Skip to main content

Compiler-Directed Energy-Aware Prefetching Optimization for Embedded Applications

  • Conference paper
Embedded Software and Systems (ICESS 2005)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3820))

Included in the following conference series:

  • 996 Accesses

Abstract

High energy consumption has become a limiting factor for battery-operated embedded systems. Most low-power compiler optimization techniques take the approach of minimizing the energy consumption while meeting small performance loss. In addition, it is possible that the available energy budget is not sufficient to meet the optimal performance objective. In such situation, energy-constrained optimization is more significant. In this paper, we explore two kinds of energy-aware prefetching optimizations: prefetching optimization with minimizing energy consumption and energy-constrained prefetching optimization. We exploit energy saving opportunities through reducing memory stalls and CPU stalls caused by too early or too late prefetching. We build models for these two kinds of energy-aware prefetching optimization approaches and use a group of array-dominated applications to validate our approach.

This work was supported by the National High Technology Development 863 Program of China under Grant No. 2002AA1Z2101 and No. 2004AA1Z2210.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Qu, G.: What is the Limit of Energy Saving by Dynamic Voltage Scaling? In: The Proceedings of International Conference on Computer-Aided Design (ICCAD 2001), San Jose, CA, USA, November 4-8, pp. 560–563 (2001)

    Google Scholar 

  2. Saputra, H., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Hu, J.S., Hsu, C.-H., Kremer, U.: Energy-Conscious Compilation Based on Voltage Scaling. In: LCTES 2002-SCOPES 2002, Berlin, Germany, June 19-21 (2002)

    Google Scholar 

  3. Xie, F., Martonosi, M., Malik, S.: Compile-Time Dynamic Voltage Scaling Settings: Opportunities and Limits. In: The Proceedings of ACM SIGPLAN, Conference on Programming Language Design and Implementation (PLDI 2003), San Diego, California, USA, June 9-11 (2003)

    Google Scholar 

  4. Kwon, W.-C., Kim, T.: Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors. In: The Proceedings of 2003 Design Automation Conference (DAC 2003), Anaheim, California, USA, June 2-6 (2003)

    Google Scholar 

  5. Fan, X., Ellis, C.S., Lebeck, A.R.: The Synergy between Power-aware Memory Systems and Processor Voltage Scaling. In: Falsafi, B., VijayKumar, T.N. (eds.) PACS 2003. LNCS, vol. 3164, pp. 164–179. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  6. Mowry, T.C.: Tolerating Latency Through Software-Controlled Data Prefetching. Ph.D. thesis, Stanford University, Computer System Laboratory (March 1994)

    Google Scholar 

  7. Chen, S., Gibbons, P.B., Mowry, T.C.: Improving Index Performance through Prefetching. In: Proceedings of the 2001 SIGMOD International Conference on Management of Data, pp. 235–246 (2001)

    Google Scholar 

  8. Badawy, A.-H., Aggarwal, A., Yeung, D., Tseng, C.-W.: The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. Journal of Instruction-Level Parallelism (June 2004)

    Google Scholar 

  9. Bianchini, R., Lim, B.-H.: Evaluating the Performance of Multithreading and Prefetching in Multiprocessors. Journal of Parallel and Distributed Computing (JPDC), (August 1996) (special issue on Multithreading for Multiprocessors)

    Google Scholar 

  10. Hsu, C., Kremer, U., Hsiao, M.: Compiler-Directed Dynamic Voltage/Frequency Scheduling for Energy Reduction in Microprocessors. In: International Symp. On Low Power Electronics and Design (ISLPED 2001), pp. 275–278 (August 2001)

    Google Scholar 

  11. Hsu, C.-H.: Compiler-Directed Dynamic Voltage and Frequency Scaling for CPU Power and Energy Reduction. Ph. D. Dissertation. New Brunswick, New Jersey (October 2003)

    Google Scholar 

  12. Pouwelse, J., Langendoen, K., Sips, H.: Dynamic Voltage Scaling on a Low-Power Microprocessor. In: The Seventh Annual International Conference on Mobile Computing and Networking, pp. 251–259 (2001)

    Google Scholar 

  13. Crusoe Processor Model TM5700/TM5900 Data Book, http://www.transmeta.com/crusoe_docs/tm5900_databook_040204.pdf

  14. Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. CS TR 1342, University of Wisconsin-Madison (June 1997)

    Google Scholar 

  15. Chen, J., Dong, Y., Yi, H.-z., Yang, X.-j.: Energy-Constrained Prefetching Optimization in Embedded Applications. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds.) EUC 2005. LNCS, vol. 3824, pp. 267–280. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chen, J., Dong, Y., Yi, H., Yang, X. (2005). Compiler-Directed Energy-Aware Prefetching Optimization for Embedded Applications. In: Yang, L.T., Zhou, X., Zhao, W., Wu, Z., Zhu, Y., Lin, M. (eds) Embedded Software and Systems. ICESS 2005. Lecture Notes in Computer Science, vol 3820. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11599555_24

Download citation

  • DOI: https://doi.org/10.1007/11599555_24

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-30881-2

  • Online ISBN: 978-3-540-32297-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics