Abstract
Chip MultiThreading (CMT) based systems are being introduced in the market by several computer platform vendors. At the same time, cluster computing platforms are becoming prevalent in market segments which tend to be highly price/performance driven. This paper analyzes the architectural space of these two prominent computing paradigms in technical computing markets. This analysis is carried out in terms of the application turnaround time, throughput, and scalability across multiple threads of execution. Additionally, we introduce various subscription models to optimize application throughput and turnaround time.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Tremblay, et al.: High Performance Throughput Computing. IEEE Micro (May-June 2005)
Kongetira, P., et al.: Niagara: A 32-way Multithreaded Sparc Processor. IEEE Micro (March-April 2005)
Greenley: Sun UltraSPARC IV+ Processor. Microprocessor Forum (2004)
Clabes, J., et al.: Design and Implementation of the Power5 Microprocessor. In: Proc. 41st Ann. Conf. Design Automation (DAC 2004). ACM Press, New York (2004)
Hyper Threading Technology Architecture and Microarchitecture, Intel Technology Journal, Vol 6
Tulllsen: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture (June 1995)
Buddhikot, M.: Distributed Lock Protocol for a Clustered Multiprocessor. In: European Simulation Symposium, Delft, Netherlands (1993)
Goil, S., et al.: The SPEC OMPM2001 Benchmarks on the Sun UltraSPARC Multiprocessors. In: WOMPAT (2002)
HPC Challenge Benchmarks, University of Tennessee, Knoxville.
Petitet, A., Whaley, R.C., Dongarra, J., Cleary, A.: A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers, Innovative Computing Laboratories, University of Tennessee, Knoxville
Myrinet Interconnects, http://www.myricom.com/
SilverStorm Interconnects, http://www.silverstorm.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Buddhikot, M., Goil, S. (2005). Throughput Computing with Chip MultiThreading and Clusters. In: Bader, D.A., Parashar, M., Sridhar, V., Prasanna, V.K. (eds) High Performance Computing – HiPC 2005. HiPC 2005. Lecture Notes in Computer Science, vol 3769. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11602569_17
Download citation
DOI: https://doi.org/10.1007/11602569_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30936-9
Online ISBN: 978-3-540-32427-0
eBook Packages: Computer ScienceComputer Science (R0)