Abstract
Over the last few years, there has been increasing emphasis on integrating ready-made components (IP, cores) into complex System on a Chip (SoC) designs. The verification of such designs poses new challenges. At the heart of these challenges lies the requirement to verify the integration of several previously designed components in a relatively short time. Simulation-based methods are the main verification vehicle used for system-level functional verification of SoC designs; therefore, stimuli generation plays an important role in this field.
Our work offers a solution for efficiently dealing with the verification of systems with multiple configurations and derivative systems, a common challenge in the context of system verification. We present a generation scheme in which the system behavior is defined using a combination of transaction-based modeling, local component behavior, and the topology of the system. We show how this approach allows the implementation of the verification plan using high level constructs and promotes the reuse of verification IP between systems.
The ideas described below were implemented as part of X-Gen, a system-level test-case generator developed and used in IBM.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Rashinkar, P., Paterson, P., Singh, L.: System-on-a-chip Verification – Methodology and Techniques. Kluwer Academic Publishers, Dordrecht (2001)
Albin, K.: Nuts and Bolts of Core and SoC Verification. In: 38th Design Automation Conference, DAC 2001 (2001)
Berry, G., Bouali, A., Dormoy, J., Blanc, L.: Top-level Validation of System-on-Chip in Esterel Studio. In: Proceedings of the IEEE International High Level Design Validation and Test Workshop (2001)
Brahme, et al. The Transaction-Based Verification Methodology, Cadence Berkeley Labs, Technical Report # CDNL-TR-2000-0825 (August 2000)
Aharon, A., Goodman, D., Levinger, M., Lichtenstein, Y., Malka, Y., Metzger, C., Molcho, M., Shurek, G.: Test Program Generation for Functional Verification of PowerPC Processors in IBM. In: Proceedings of the Design Automation Conference (1995)
Bin, E., Emek, R., Shurek, G., Ziv, A.: Using a constraint satisfaction formulation and solution techniques for random test program generation. IBM Systems Journal 41(3) (2002)
Allon, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys Pro: Innovations in Test Program Generation for Functional Processor Verification. IEEE Design & Test of Computers (2004)
Emek, R., Jaeger, I., Naveh, Y., Bergman, G., Aloni, G., Katz, Y., Farkash, M., Dozoretz, I., Goldin, A.: X-Gen: A Random Test-Case Generator for Systems and SoCs. In: Proceedings of the IEEE International High Level Design Validation and Test Workshop (2002)
Practical Approaches to SOC Verification, Mosensoson G, http://www.verisity.com/download/practical_soc_verification.pdf
Besyakov, V., Shleifman, D.: Constrained Random Test Environment for SoC Verification using VERA, SNUG Boston (2002)
Pham, D., Asano, S., Bolliger, M., Day, M.N., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzhoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The Design and Implementation of a First- Generation CELL Processor. In: Proceedings of the IEEE International Solid-State Circuits Conference, ISSCC 2005 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Copty, S., Jaeger, I., Katz, Y. (2006). Path-Based System Level Stimuli Generation. In: Ur, S., Bin, E., Wolfsthal, Y. (eds) Hardware and Software, Verification and Testing. HVC 2005. Lecture Notes in Computer Science, vol 3875. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11678779_1
Download citation
DOI: https://doi.org/10.1007/11678779_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-32604-5
Online ISBN: 978-3-540-32605-2
eBook Packages: Computer ScienceComputer Science (R0)