Skip to main content
SpringerLink
Log in

Low Power Microprocessor Design for Embedded Systems

  • Conference paper
Computational Science and Its Applications - ICCSA 2006 (ICCSA 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3983))

Included in the following conference series:

  • 847 Accesses

Abstract

Continuing advances in VLSI technology render a billion-transistor SOC device inevitable in the near future. However, along with this opportunity the excessive amount of power that billions of transistors will consume will be the most important challenge to the design of the future chips. Many techniques have been developed in order to reduce the power consumption of microprocessors. Unfortunately, this often comes at the expense of performance. In this paper, we describe a number of techniques which are currently used when designing low power, high performance microprocessors. These include fabrication process, circuit technology, and microprocessor architecture. Since most techniques result in complex tradeoffs, we will show how decisions regarding the selection of a low power design approach require careful consideration.

This work was supported in part by the Ministry of Information and Communication, Korea, under the ITRC program supervised by the IITA and in part by the Research Grant of Kwangwoon University in 2005.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 139.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Dobberpuhl, D.: The Design of A High Performance Low Power Microprocessor. In: Proc. the 1996 Int’l Symp. Low-Power Electronics and Design, pp. 11–16 (1996)

    Google Scholar 

  2. Chuang, C., Lu, P., Anderson, C.: SOI for Digital CMOS VLSI: Design considerations and Advances. Proc. the IEEE 86, 689–720 (1998)

    Article  Google Scholar 

  3. Burd, T., Pering, T., Stratakos, A., Brodersen, R.: A Dynamic Voltage Scaled Microprocessor System. IEEE Journal of Solid-State Circuits, 1571–1580 (2000)

    Google Scholar 

  4. Gowan, M., Biro, L., Jackson, D.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proc. the 35th Design Automation Conference, pp. 726–731 (1998)

    Google Scholar 

  5. Zyuban, V., Kogge, P.: Inherently Lower-Power High-Performance Superscalar Architectures. IEEE Transactions on Computers 50, 268–285 (2001)

    Article  Google Scholar 

  6. Brennan, J., Dean, A., Kenyon, S., Ventrone, S.: Low Power Methodology and Design Techniques for Processor Design. In: Proc. the 1998 Int’l Symp. Low-Power Electronics and Design, pp. 268–273 (1998)

    Google Scholar 

  7. Bailey, D., Benschneider, B.: Clocking Design and Analysis for a 600-MHz Alpha Microprocessor. IEEE Journal of Solid-State Circuits 33 (1998)

    Google Scholar 

  8. Gonzalez, R., Horowitz, M.: Energy Dissipation In General Purpose Microprocessors. IEEE Journal of Solid-State Circuits 21, 1277–1284 (1996)

    Article  Google Scholar 

  9. Valluri, M., John, L.: Is Compiling for Performance == Compiling for Power? In: Proc. the 5th Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT-5 (2001)

    Google Scholar 

  10. Hwang, T., Lee, C., Lee, J., Tsai, S.: Compiler Optimization on Instruction Scheduling for Low Power. In: Int’l Symp. System Synthesis (2000)

    Google Scholar 

  11. Chou, P., Liu, J., Li, D., Bagherzadeh, N.: IMPACCT: Methodology and Tools for Power-Aware Embedded Systems. Design Automation for Embedded Systems, 205–232 (2002)

    Google Scholar 

  12. Klaiber, A.: The Technology Behind Crusoe Processors (Transmeta Corporation)

    Google Scholar 

  13. Lo, J., Eggers, S., Emer, J., Levy, H., Stamm, R., Tullsen, D.: Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading. ACM Transactions on Computer Systems, 322–354 (1997)

    Google Scholar 

  14. Hammond, L., Nayfeh, B., Olukotun, K.: A Single-Chip Multiprocessor. IEEE Computer Special Issue on Billion-Transistor Processors 30, 79–85 (1997)

    Google Scholar 

  15. Palacharla, S., Jouppi, N., Smith, J.: Complexity-Effective Superscalar Processors. In: Proc. the 24th Annual Int’l Symp. Computer Architecture, pp. 206–218 (1997)

    Google Scholar 

  16. Hirata, H., Kimura, K., Nagamine, S., Mochizuki, Y., Nishimura, A., Nakase, Y., Nishizawa, T.: An elementary processor architecture with simultaneous instruction issuing from multiple threads. In: Proc. the 19th Annual Int’l Symp. Computer Architecture (1992)

    Google Scholar 

  17. Tullsen, D., Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R.: Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In: Proc. the 23rd Annual Int’l Symp. Computer Architecture, pp. 191–202 (1996)

    Google Scholar 

  18. Seng, J., Tullsen, D., Cai, G.: Power-Sensitive Multithreaded Architecture. In: Proc. the 2000 Int’l Conf. Computer Design, pp. 119–206 (2000)

    Google Scholar 

  19. Lee, S., Gaudiot, J.L.: Clustered Microarchitecture Simultaneous Multithreading. In: Kosch, H., Böszörményi, L., Hellwagner, H. (eds.) Euro-Par 2003. LNCS, vol. 2790, pp. 576–585. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  20. Kessler, R.: The Alpha 21264 Microprocessor. IEEE Micro 19, 24–36 (1999)

    Article  Google Scholar 

  21. Farkas, K., Chow, P., Jouppi, N., Vranesic, Z.: The Multicluster Architecture: Reducing Cycle Time Through Partitioning. In: Proc. the 30th Annual Int’l Symp. Microarchitecture, pp. 149–159 (1997)

    Google Scholar 

  22. Intel Corporation (Mobile Intel Pentium III Processor Datasheet)

    Google Scholar 

  23. Sanchez, H., Kuttanna, B., Olson, T., Alexander, M., Gerosa, G., Philip, R., Alvarez, J.: Thermal Management System for High Performance PowerPC Microprocessors. In: Proc. the 42nd IEEE Int’l Computer Conference, Motorola, Inc. and Apple Computer Corporation, USA, pp. 325–330 (1997)

    Google Scholar 

  24. Kandemir, M., Sezer, U., Delaluz, V.: Improving Memory Energy Using Access Pattern Classification. In: Proc. Int’l Conf. Computer Aided Design, pp. 201–206 (2001)

    Google Scholar 

  25. Lebeck, A.R., Fan, X., Zeng, H., Ellis, C.: Power Aware Page Allocation. In: Proc. the 9th Int’l Conf. Architectural Support for Programming Languages and Operating Systems (2000)

    Google Scholar 

  26. Fan, X., Ellis, C.S., Lebeck, A.R.: Memory Controller Pollicies for DRAM Power Management (2001)

    Google Scholar 

  27. Lu, Y., Benini, L., Micheli, G.D.: Low-Power Task Scheduling for Multiple Devices. In: Proc. 8th Int’l Workshop on Hardware/Software Codesign, pp. 39–43 (2000)

    Google Scholar 

  28. Pillai, P., Shin, K.: Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems. In: Proc. 18th Symp. Operating Systems Principles (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. of Computer Engineering, Kwangwoon University, Seoul, Korea

    Seong-Won Lee

  2. Dept. of Computer Engineering, Konkuk University, Seoul, Korea

    Neungsoo Park

  3. Dept. of Electrical Engineering and Computer Science, University of California, Irvine, California, USA

    Jean-Luc Gaudiot

Authors
  1. Seong-Won Lee
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Neungsoo Park
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jean-Luc Gaudiot
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Computer Science, University of Calgary, 2500 University Drive N.W., T2N 1N4, Calgary, AB, Canada

    Marina L. Gavrilova

  2. Department of Mathematics and Computer Science, University of Perugia, via Vanvitelli, 1, I-06123, Perugia, Italy

    Osvaldo Gervasi

  3. William Norris Professor, Head of the Computer Science and Engineering Department, University of Minnesota, USA

    Vipin Kumar

  4. OptimaNumerics Ltd.,, Cathedral House 23-31 Waring Street, BT1 2DX, Belfast, UK

    C. J. Kenneth Tan

  5. Clayton School of IT, Monash University, 3800, Clayton, Australia

    David Taniar

  6. Department of Chemistry, University of Perugia, Via Elce di Sotto, 8, I-06123, Perugia, Italy

    Antonio Laganá

  7. School of Computing, Soongsil University, Seoul, Korea

    Youngsong Mun

  8. School of Information and Communication Engineering, Sungkyunkwan University, Korea

    Hyunseung Choo

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lee, SW., Park, N., Gaudiot, JL. (2006). Low Power Microprocessor Design for Embedded Systems. In: Gavrilova, M.L., et al. Computational Science and Its Applications - ICCSA 2006. ICCSA 2006. Lecture Notes in Computer Science, vol 3983. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11751632_68

Download citation

  • DOI: https://doi.org/10.1007/11751632_68

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-34077-5

  • Online ISBN: 978-3-540-34078-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation