Skip to main content
SpringerLink
Log in

Design Trade-Offs and Power Reduction Techniques for High Performance Circuits and System

  • Conference paper
Computational Science and Its Applications - ICCSA 2006 (ICCSA 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3984))

Included in the following conference series:

Abstract

This paper presents a novel low power design methodology for dynamic CMOS circuits in order to improve the design trade-off between power and speed. It also discusses a new design methodology of power reduction techniques for high-performance chips. As confirmed through the experiment, we are maximizing the performance of the chip in terms of speed and power. The simulation results of the proposed method are compared and possible improvements and applications are discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Hofstee, P., Aoki, N., et al.: A 1.0 GHz single-issue 64-bit PowerPC processor. Proc. of ISSCC 33, 30–31, 186–187, 230–231, 1600–1608 (1998)

    Google Scholar 

  2. Ngo, H., Carpenter, G.: Low-power phased locked loop concept and system. In: 27th Annual Int’l. Symp. on Computer Architecture, Vancouver, BC, Canada, September 10-14, pp. 83–94 (2001)

    Google Scholar 

  3. Jeong, T., Ambler, A.: Power efficiency system for fligth application (PESFA) mission: Low power dissipation in digital circuit design for flgith application/space communications. IEEE Tran. on Aerospace and Electronics Systems 42 (2006)

    Google Scholar 

  4. Herzel, F., Erzgraber, H., Ilkov, N.: A new approach to fully integrated CMOS LC-oscillators with a very large tuning range. CICC, 573–576 (May 2000)

    Google Scholar 

  5. Leobandung, E., et al.: A new approach to fully integrated CMOS LC-oscillators with a very large tuning range. In: Proc. of IEDM, pp. 403–406 (December 1998)

    Google Scholar 

  6. Zamdmer, N., et al.: A 0.13-μm SOI CMOS Technology for Low-Power Digital and RF Applications. In: IEEE International Solid-State Circuits Conference (ISSCC 1994), Washington (1994)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, 78712-1014, USA

    Taikyeong T. Jeong & Anthony P. Ambler

Authors
  1. Taikyeong T. Jeong
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Anthony P. Ambler
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Computer Science, University of Calgary,, 2500 University Drive N.W., T2N 1N4, Calgary, AB, Canada

    Marina L. Gavrilova

  2. Department of Mathematics and Computer Science, University of Perugia, via Vanvitelli, 1, I-06123, Perugia, Italy

    Osvaldo Gervasi

  3. William Norris Professor, Head of the Computer Science and Engineering Department, University of Minnesota, USA

    Vipin Kumar

  4. OptimaNumerics Ltd.,, Cathedral House 23-31 Waring Street, BT1 2DX, Belfast, UK

    C. J. Kenneth Tan

  5. Clayton School of IT, Monash University, 3800, Clayton, Australia

    David Taniar

  6. Department of Chemistry, University of Perugia, Via Elce di Sotto, 8, I-06123, Perugia, Italy

    Antonio Laganá

  7. School of Computing, Soongsil University, Seoul, Korea

    Youngsong Mun

  8. School of Information and Communication Engineering, Sungkyunkwan University, Korea

    Hyunseung Choo

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Jeong, T.T., Ambler, A.P. (2006). Design Trade-Offs and Power Reduction Techniques for High Performance Circuits and System. In: Gavrilova, M.L., et al. Computational Science and Its Applications - ICCSA 2006. ICCSA 2006. Lecture Notes in Computer Science, vol 3984. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11751649_58

Download citation

  • DOI: https://doi.org/10.1007/11751649_58

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-34079-9

  • Online ISBN: 978-3-540-34080-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation