Skip to main content

Wafer Yield Estimation Using Support Vector Machines

  • Conference paper
Advances in Neural Networks - ISNN 2006 (ISNN 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3973))

Included in the following conference series:

  • 2249 Accesses

Abstract

Wafer yield estimation is a very complicated nonlinear problem due to many variations in fabrication processes at different silicon foundries. The purpose of this paper is to use Support Vector Machines (SVMs) to analyze and predict electrical test data, which are traditionally captured by probing each chip on the wafer. The predicted data produced by the support vector machines is then compared with the known measured data to determine the accuracy. Once the SVM has captured nonlinear relationship between fabrication processes and wafer yields, it can be used to predict wafer yield in other lots fabricated by the same silicon foundry. The advantage of using this approach is to save time due to probing hardware constraints, predict wafer yield across the same fabrication process and give an alternative method of device simulation. Our experiments show that the SVMs predict more accurate than classical device physics equations and in some cases SPICE simulation software in comparison with the actual measured electrical data. Electrical data used for this research include threshold voltages, saturation currents, and leakage currents.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Cristianini, N., Shawe-Taylor, J.: An Introduction to Support Vector Machine (and other Lernel-Based Learning Methods). Cambridge University Press, Cambridge (2000)

    Google Scholar 

  2. Schoelkopf, B., Smola, A.J., Williamson, R.C., Bartlett, P.L.: New Support Vector Algorithms. Neural Computation 12, 1207–1245 (2000)

    Article  Google Scholar 

  3. Schölkopf, B., Williamson, R.C., Smola, A.J., Shawe-Taylor, J.: SV Estimation of a Distribution’s Support. In: Solla, S.A., Leen, T.K., Müller, K.-R. (eds.) Neural Information Processing Systems, vol. 12. MIT Press, Cambridge

    Google Scholar 

  4. Joachims, T.: Making Large-scale SVM Learning Practical. In: Advances in Kernel Methods - Support Vector Learning, Ch.11. MIT Press, Cambridge (1999)

    Google Scholar 

  5. Tobias, S., Thorsten, J.: Expected Error Analysis for Model Selection. In: International Conference on Machine Learning, ICML 1999 (1999)

    Google Scholar 

  6. Vapnik, V.: Statistical Learning Theory. Wiley, Chichester (1998)

    MATH  Google Scholar 

  7. John, P.U.: Circuit Design for CMOS VLSI. Kluwer Academic Publishers, Dordrecht (1992)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chen, LT., Lin, D., Muuniz, D., Wang, CJ. (2006). Wafer Yield Estimation Using Support Vector Machines. In: Wang, J., Yi, Z., Zurada, J.M., Lu, BL., Yin, H. (eds) Advances in Neural Networks - ISNN 2006. ISNN 2006. Lecture Notes in Computer Science, vol 3973. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11760191_153

Download citation

  • DOI: https://doi.org/10.1007/11760191_153

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-34482-7

  • Online ISBN: 978-3-540-34483-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics