Skip to main content
SpringerLink
Log in

Effects of Program Compression

  • Conference paper
Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4017))

Included in the following conference series:

Abstract

The size of the program code has become a critical design constraint in embedded systems, especially in handheld devices. Large program codes require large memories, which increase the size and cost of the chip. In addition, the power consumption is increased due to higher memory I/O bandwidth. Program compression is one of the most often used methods to reduce the size of the program code. In this paper, two compression approaches, dictionary-based compression and instruction template-based compression, were evaluated on a customizable processor architecture with parallel resources. The effects on area and power consumption were measured. Dictionary-based compression reduced the area at best by 77% and power consumption by 73%. Instruction template-based compression resulted in increase in both area and power consumption and hence turned out to be impractical.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Araújo, G., Centoducatte, P., Azevedo, R., Pannain, R.: Expression tree based algorithms for code compression on embedded RISC architectures 8, 530–533 (2000)

    Google Scholar 

  2. Colwell, R.P., Nix, R.P., O’Connel, J.J., Papworth, D.B., Rodman, P.K.: A VLIW architecture for a trace scheduling compiler. IEEE Trans. Comput. 37, 679–967 (1988)

    Article  Google Scholar 

  3. Aditya, S., Rau, B.R., Johnson, R.C.: Automatic design of VLIW and EPIC instruction formats. Technical Report HPL-1999-94, Hewlett-Packard Laboratories (2000)

    Google Scholar 

  4. Nam, S.J., Park, I.C., Kyung, C.M.: Improving dictionary-based code compression in VLIW architectures. IEICE Trans. Fundamentals of Electronics, Commun. and Comput. Sciences E82-A, 2124–2318 (1999)

    Google Scholar 

  5. Hoogerbrugge, J., Augusteijn, L., Trum, J., van de Wiel, R.: A code compression system based on pipelined interpreters. Software - Practice and Experience 29, 1005–1023 (1999)

    Article  Google Scholar 

  6. Ros, M., Sutton, P.: A Hamming distance based VLIW/EPIC code compression technique. In: Proc. Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, Washington, DC, U.S.A., pp. 132–139 (2004)

    Google Scholar 

  7. Xie, Y., Wolf, W., Lekatsas, H.: A code decompression architecture for VLIW processors. In: Proc. 34th Annual Symp. Microarchitecture, Austin, TX, U.S.A., pp. 66–75 (2001)

    Google Scholar 

  8. Larin, S.Y., Conte, T.M.: Compiler-driven cached code compression schemes for embedded ILP processors. In: Proc. 32nd Annual Symp. Microarchitecture, Haifa, Israel, pp. 82–92 (1999)

    Google Scholar 

  9. Witten, I.H., Moffat, A., Bell, T.C.: Managing Gigabytes: Compressing and Indexing Documents and Images. Morgan Kaufmann Publishers, San Francisco (1999)

    Google Scholar 

  10. Lefurgy, C., Mudge, T.: Code compression for DSP. Technical Report CSE-TR-380-98, EECS Department, University of Michigan (1998)

    Google Scholar 

  11. Corporaal, H.: Microprocessor Architectures: From VLIW to TTA. John Wiley & Sons, Chichester (1997)

    Google Scholar 

  12. Heikkinen, J., Cilio, A., Takala, J., Corporaal, H.: Dictionary-based program compression on transport triggered architectures. In: Proc. IEEE Int. Symp. on Circuits and Systems, Kobe, pp. 1122–1125 (2005)

    Google Scholar 

  13. Heikkinen, J., Rantanen, T., Cilio, A., Takala, J., Corporaal, H.: Evaluating template-based instruction compression on transport triggered architectures. In: Proc. 3rd IEEE Int. Workshop System-on-Chip for Real-Time Applications, Calgary, pp. 192–195 (2003)

    Google Scholar 

  14. Heikkinen, J., Takala, J., Corporaal, H.: Dictionary-based program compression on TTAs: Effects on area and power consumption. In: Proc. IEEE Workshop on Sig. Proc. Systems, Athens, pp. 479–484 (2005)

    Google Scholar 

  15. Corporaal, H., Arnold, M.: Using transport triggered architectures for embedded processor design. Integrated Computer-Aided Eng. 5, 19–38 (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Tampere University of Technology, P.O. Box 553, FIN-33101, Tampere, Finland

    Jari Heikkinen & Jarmo Takala

Authors
  1. Jari Heikkinen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jarmo Takala
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Computer Engineering Lab, TUDelft, Postbus 5031, 2600, Delft, GA, The Netherlands

    Stamatis Vassiliadis

  2. Computer Engineering, EEMCS, Delft University of Technology, Mekelweg 4, 2628, Delft, CD, The Netherlands

    Stephan Wong

  3. Department of Computer Systems, Tampere University of Technology, P.O. Box 553, FI-33101, Tampere, Finland

    Timo D. Hämäläinen

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Heikkinen, J., Takala, J. (2006). Effects of Program Compression. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2006. Lecture Notes in Computer Science, vol 4017. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11796435_27

Download citation

  • DOI: https://doi.org/10.1007/11796435_27

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36410-8

  • Online ISBN: 978-3-540-36411-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation