Abstract
We describe the hardware implementation of a phase detector module which is used in a heavy ion accelerator for real-time digital data processing. As this high-speed real-time signal processing currently exceeds the performance of the available DSP processors, we are trying to move some functionality into dedicated hardware. We implemented the phase detection algorithm using a pipeline mechanism to process one data value in every clock cycle. We used a pipelined division operation and implemented an optimized table-based arctan as the main core to compute the phase information. As the result, we are able to process the two 400 MHz incoming data streams with low latency and minimal resource allocation.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Andraka, R.: A survey of CORDIC algorithms for FPGA based computers. In: FPGA 1998, Monterey, CA, USA (1998)
Introduction to DSP (2004), http://www.bores.com/courses/intro/chips/
Dhodapkar, A., Smith, J.: Comparing Program Phase Detection Techniques. In: Proceedings of the 36th International Symposium on Microarchitecture (2003)
Hind, M., Rajan, V., Sweeney, P.: Phase shift detection: a problem classification. In: IBM Research Report (2003)
Iverson, J.: Digital Control Technology Enhances Power System Reliability and Performance. In: Technical Information from Cummins Power Generation. Cummins Power Generation (2004)
Klingbeil, H.: A Fast DSP-based Phase-detector for Closed-loop RF Control in Synchrotrons. IEEE Transaction on Instrumentation and Measurement (2004)
Steven, W.: The Scientist and Engineering’s Guide to Digital Signal Processing. California Technical Publishing (1997)
DSP Tutorial (2001), http://www.wave-report.com/tutorials/DSP.htm
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Guntoro, A., Zipf, P., Soffke, O., Klingbeil, H., Kumm, M., Glesner, M. (2006). Implementation of Realtime and Highspeed Phase Detector on FPGA. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_1
Download citation
DOI: https://doi.org/10.1007/11802839_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36708-6
Online ISBN: 978-3-540-36863-2
eBook Packages: Computer ScienceComputer Science (R0)