Abstract
Up to the present, there have been many works to analyze interconnects on timing aspects, while less works have been done on power aspects. As resistance of interconnects and rise time of signals decrease, power dissipation associated with interconnects is ever-increasing. Hence, an efficient method to compute power dissipation on interconnects is necessary and in this paper we propose a simple yet accurate method to estimate dynamic power dissipation on interconnects. We propose a new reduced-order model to estimate power dissipation on large interconnects. Through the proposed model which is directly derived from total capacitance and resistance of interconnects, we show that the dynamic power dissipation on whole interconnects can be approximated, and propose an analytic method to compute the power dissipation. The results of the proposed method applied to various RC networks show that maximum relative error is within 7% in comparison with HSPICE results.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Shin, Y., Sakurai, T.: Power Distribution Analysis of VLSI Interconnects Using Model Order Reduction. IEEE Tran. Computer-Aided Design 21, 739–745 (2002)
Lur, D., Sevensson, C.: Power dissipation Estimation in CMOS VLSI Chips. IEEE Journal of Solid-State Circuits 29, 663–670 (1994)
Micheal, K., Gowan, L.L., Biro, Jackson, D.B.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proc. IEEE DAC (June 1998)
Celik, M., Pileggi, L.T., Odabasioglu, A.: IC Interconnect Analysis. Kluwer Academic Publishers, Dordrecht (2002)
Rabaey, J.M.: Digital Integrated Circuits, A Design Perspective. Prentice Hall, Inc., New Jersey (2003)
Uchino, T., Cong, J.: An Interconnect Energy Model Considering Coupling Effects. In: Proc. IEEE DAC (June 2001)
Heydari, P., Pedram, M.: Interconnect Energy Dissipation in High-Speed ULSI Circuit. In: Proc. IEEE Int. Conf. VLSID (2002)
O’Brien, P.R., Savarino, T.L.: Modeling the Driving-Point Characteristic of Resistive Interconnect Accurate Delay Estimation. In: Proc. IEEE ICCAD (1989)
Kim, S.Y.: Modeling and Analysis of VLSI Interconnects. Sigma Press (1999)
Bakoglu, H.B.: Circuit, Interconnections, and Packaging for VLSI. Addison-Wesley, Reading (1990)
Gopal, N.: Fast Evaluation of VLSI Interconnect Structures Using Moment-Matching Methods. Ph.D. Thesis, Univ of Texas at Austin (December 1992)
Pileggi, L.T., Rohrer, R.A.: Asymptotic Waveform Evaluation for Timing Analysis. IEEE Trans. Computer Aided Design 9 (1990)
Odabasioglu, A., Celik, M., Pileggi, L.T.: PRIMA: Passive Reduced Order Interconnect Macromodeling Algorithm. IEEE Tran. Computer Aided Design 18(8), 645–654 (1998)
Acar, E., Odabasioglu, A., Celik, M., Pileggi, L.T.: S2P: A Stable 2-pole RC Delay and Coupling Noise Metric. In: Proc. Great Laked Symposium VLSI (1999)
Kal, W.K., Kim, S.Y.: An Analytical Calculation Method for Delay Time of RC-class Interconnect. In: Proc. IEEE ASP-DAC (2000)
Khang, A.B.: Muddu: An Analytical Delay Model for VLSI Interconnects under Ramp Input. In: UCLA CS Dept. TR-960015 (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Park, Jh., Sung, BH., Kim, SY. (2006). An Efficient Estimation Method of Dynamic Power Dissipation on VLSI Interconnects. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_10
Download citation
DOI: https://doi.org/10.1007/11802839_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36708-6
Online ISBN: 978-3-540-36863-2
eBook Packages: Computer ScienceComputer Science (R0)