Skip to main content

QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection

  • Conference paper
Reconfigurable Computing: Architectures and Applications (ARC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3985))

Included in the following conference series:

Abstract

To fill the gap between increasing demand for reconfigurability and performance efficiency, CGRAs are seen to be an emerging platform. In this paper, a new architecture, QUKU, is described which uses a coarse-grained reconfigurable PE array (CGRA) overlaid on an FPGA. The low-speed reconfigurability of the FPGA is used to optimize the CGRA for different applications, whilst the high-speed CGRA reconfiguration is used within an application for operator re-use. We will demonstrate the dynamic reconfigurability of QUKU by porting Sobel and Laplacian kernel for edge detection in an image frame.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Shukla, S., Bergmann, N., Becker, J.: APEX – A Coarse Grained Reconfigurable Overlay for FPGA. In: Proceedings of the IFIP VLSI SoC, pp. 581–585 (2005)

    Google Scholar 

  2. Shukla, S., Bergmann, N., Becker, J.: QUKU: A Two-Level Reconfigurable Architecture. In: ISVLSI 2006 (accepted for presentation, 2006)

    Google Scholar 

  3. Alexandro, M., Adário, S., Roehe, E.L., Bampi, S.: Dynamically Reconfigurable Architecture for Image Processor Applications. In: DAC 1999, New Orleans, Louisiana (1999)

    Google Scholar 

  4. Hauser, J.R., Wawrzyneck, J.: GARP: A MIPS Processor with a Reconfigurable Coprocessor. In: Proceedings of FCCM, pp. 24–33 (1997)

    Google Scholar 

  5. Tsutsui, A., Miyazaki, T.: YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing. In: Proceedings of FPGA, pp. 93–99 (1997)

    Google Scholar 

  6. Wirthlin, M.J., Hutchings, B.L.: DISC: The dynamic instruction set compiler. In: FPGAs for Fast Board Development and Reconfigurable Computing, Proc. SPIE, vol. 2607, pp. 92–103 (1995)

    Google Scholar 

  7. Iseli, C., Sanchez, E.: Spyder: A Reconfigurable VLIW processor using FPGAs. In: Proceedings of FCCM, pp. 17–24 (1993)

    Google Scholar 

  8. Athanas, P., Silverman, H.F.: Processor Reconfiguration through Instruction Set Metamorphosis. IEEE Computer, pp. 11-18 (March 1993)

    Google Scholar 

  9. Guccione, S.: List of FPGA based Computing Machine, online at: http://www.io.com/~guccione/HW_list.html

  10. Davis, L.S.: A survey of edge detection techniques. Computer Graphics and Image Processing 4(3), 248–270 (1975)

    Article  Google Scholar 

  11. Nalwa, V.S., Binford, T.O.: On detecting edges. IEEE Transactions on Pattern Analysis and Machine Intelligence PAMI-8(6), 699–714 (1986)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shukla, S., Bergmann, N.W., Becker, J. (2006). QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_13

Download citation

  • DOI: https://doi.org/10.1007/11802839_13

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36708-6

  • Online ISBN: 978-3-540-36863-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics