Skip to main content
Springer Nature Link
Log in

Constant Complexity Management of 2D HW Multitasking in Run-Time Reconfigurable FPGAs

  • Conference paper
Reconfigurable Computing: Architectures and Applications (ARC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3985))

Included in the following conference series:

  • 1006 Accesses

Abstract

This paper presents a constant complexity and fast algorithm for the management of run-time reconfigurable resources by an operating system with extended hardware multitasking functionality. Our algorithm manages a two dimensional reconfigurable device by dividing the resource area into four partitions with different sizes. Each partition has an associated queue where the hardware manager places each arriving task depending on its size, shape, deadline requirements and the state of queues. It is possible to merge partitions for tasks not fitting any partition. The sizes of the partitions may be adapted to different circumstances.

This research was supported by Spanish Ministerio de Ciencia y Tecnología, through the research grant TEC2005-04752/MIC.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Compton, K., Hauck, S.: Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys, 171–210 (2002)

    Google Scholar 

  2. Budiu, M.: Application-Specific Hardware: Computing Without CPUs. In: Fourth CMU Symposium on Computer Systems, pp. 1–10 (2001)

    Google Scholar 

  3. Diessel, O.: Opportunities for Operating Systems Research in Reconfigurable Computing. Technical report ACRC-99-018 (1999)

    Google Scholar 

  4. Diessel, O.: On Dynamic Task Scheduling for FPGA-based Systems. International Journal of Foundations of Computer Science, IJFCS 2001, 645–669 (2001)

    Google Scholar 

  5. Handa, M., Vemuri, R.: An efficient algorithm for finding empty space for online FPGA placement. DAC, 960–965 (2004)

    Google Scholar 

  6. Merino, P., López, J., Jerome, M.: A hardware operating system for dynamically reconfiguration of FPGAs. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 431–435. Springer, Heidelberg (1998)

    Chapter  Google Scholar 

  7. Walder, H., Platzner, M.: Online scheduling for block-partitioned reconfigurable devices. In: DATE 2003, pp. 10290–10295 (2003)

    Google Scholar 

  8. Román, S., Septién, J., Mecha, H., Mozos, D., Tabero, J.: Partition-based algorithm for efficient 2D HW multitasking. In: EUROMICRO WIP, pp. 26–27 (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Departamento de Arquitectura de Computadores y Automática, Universidad Complutense, 28040, Madrid, Spain

    S. Román, J. Septién, H. Mecha & D. Mozos

Authors
  1. S. Román
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. J. Septién
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. H. Mecha
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. D. Mozos
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. TU Delft, Computer Engineering Laboratory, EEMCS, The Netherlands

    Koen Bertels

  2. IST/INESC-ID, Lisboa, Portugal

    João M. P. Cardoso

  3. TUDelft., Computer Engineering Lab, Postbus 5031, 2600 GA, Delft, The Netherlands

    Stamatis Vassiliadis

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Román, S., Septién, J., Mecha, H., Mozos, D. (2006). Constant Complexity Management of 2D HW Multitasking in Run-Time Reconfigurable FPGAs. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_26

Download citation

  • DOI: https://doi.org/10.1007/11802839_26

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36708-6

  • Online ISBN: 978-3-540-36863-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics