

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Johan Vounckx Nadine Azemard
Philippe Maurine (Eds.)

Integrated Circuit and System Design

Power and Timing Modeling,
Optimization and Simulation

16th International Workshop, PATMOS 2006
Montpellier, France, September 13-15, 2006
Proceedings

Volume Editors

Johan Vounckx
IMEC
Kapeldreef 75, 3001 Heverlee, Belgium
E-mail: vounckx@imec.be

Nadine Azemard
Philippe Maurine
LIRMM
161 Rue Ada, 34392 Montpellier Cedex 5, France
E-mail: {nadine.azemard,philippe.maurine}@lirmm.fr

Library of Congress Control Number: 2006931894

CR Subject Classification (1998): B.7, B.8, C.1, C.4, B.2, B.6, J.6

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN	0302-9743
ISBN-10	3-540-39094-4 Springer Berlin Heidelberg New York
ISBN-13	978-3-540-39094-7 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media
springer.com

© Springer-Verlag Berlin Heidelberg 2006
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 11847083 06/3142 5 4 3 2 1 0

Preface

Welcome to the proceedings of PATMOS 2006, the 16th in a series of international workshops. PATMOS 2006 was organized by LIRMM with CAS technical co-sponsorship and CEDA sponsorship.

Over the years, the PATMOS workshop has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of upcoming generations of integrated circuits and systems. The technical program of PATMOS 2006 contained state-of-the-art technical contributions, three invited talks, a special session on hearing-aid design, and an embedded tutorial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization in the nanometer era.

The Technical Program Committee, with the assistance of additional expert reviewers, selected the 64 papers presented at PATMOS. The papers were organized into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, full papers were required, and several reviews were received per manuscript.

Beyond the presentations of the papers, the PATMOS technical program was enriched by a series of speeches, offered by world class experts, on important emerging research issues of industrial relevance. Giovanni De Micheli spoke on “Nanoelectronics: Challenges and Opportunities”, Christian Piguet spoke on “Static and Dynamic Power Reduction by Architecture Selection”, Peter A. Beerel spoke on “Asynchronous Design for High-Speed and Low-Power Circuits” and Robin Wilson spoke on “Design for Volume Manufacturing in the Deep Submicron Era”.

We would like to thank the many people who voluntarily worked to make PATMOS 2006 possible, the expert reviewers, the members of the technical program and steering committees, and the invited speakers, who offered their skill, time, and deep knowledge to make PATMOS 2006 a memorable event. Last but not least we would like to thank the sponsors of PATMOS 2006, ATMEL, CADENCE, Mentor Graphics, STMicroelectronics, CNRS, and UM2 for their support.

September 2006

Johan Vounckx
Nadine Azemard
Philippe Maurine

Organization

Organizing Committee

General Co-chairs: Nadine Azemard, LIRMM, France
Philippe Maurine, LIRMM, France

Technical Program Chair: Johan Vounckx, IMEC, Belgium

Secretariat: Céline Berger, LIRMM, France

Proceedings: Johan Vounckx, IMEC, Belgium

PATMOS Technical Program Committee

B. Al-Hashimi, Univ. of Southampton, UK
M. Alioto, University of Sienna, Italy
A. Alvandpour, Linköping Univ., Sweden
N. Azemard, LIRMM, France
D. Bertozzi, Univ. di Bologna, Italy
L. Bisdounis, INTRACOM, Greece
A. Bogliolo, Univ. di Urbino, Italy
J.A. Carballo, IBM, USA
N. Chang, Seoul National Univ., Korea
J. Figueras, Univ. Catalunya, Spain
E. Friedman, Univ. of Rochester, USA
C.E. Goutis, Univ. Patras, Greece
E. Grass, IHP, Germany
J.L. Güntzel, Univ. Fed. de Pelotas, Brazil
P. Girard, LIRMM, France
R. Hartenstein, Univ. Kaiserslautern, Germany
R. Jakushokas, Univ. of Rochester, USA
J. Juan Chico, Univ. Sevilla, Spain
N. Julien-Talon, Lester, France
K. Karagianni, Univ. of Patras, Greece
S. Khatri, Univ. of Colorado, USA
P. Larsson-Edefors, Chalmers T. U., Sweden
P. Marchal, IMEC, Belgium
P. Maurine, LIRMM, France
V. Moshnyaga, Univ. Fukuoka, Japan
W. Nebel, Univ. Oldenburg, Germany
D. Nikolos, Univ. of Patras, Greece
J.A. Nossek, T. U. Munich, Germany
A. Nunez, Univ. Las Palmas, Spain

V.G. Oklobdzija, U. California Davis, USA
V. Paliouras, Univ. of Patras, Greece
M. Papaefthymiou, Univ. Michigan, USA
F. Pessolano, Philips, The Netherlands
H. Pfeleiderer, Univ. Ulm, Germany
C. Piguet, CSEM, Switzerland
M. Poncino, Univ. di Verona, Italy
R. Reis, Univ. Porto Alegre, Brazil
M. Robert, Univ. Montpellier, France
A. Rubio, Univ. Catalunya, Spain
D. Sciuto, Politecnico di Milano, Italy
D. Soudris, Univ. Thrace, Greece
J. Sparsø, DTU, Denmark
A. Stauffer, EPFL, Switzerland
T. Stouraitis, Univ. Patras, Greece
A.M. Trullemans, Univ. LLN, Belgium
J. Vounckx, IMEC vzw, Belgium
R. Zafalon, STMicroelectronics, Italy

PATMOS Steering Committee

A.J. Acosta, U. Sevilla/IMSE-CSM, Spain
Nadine Azemard, University of Montpellier, France
Joan Figueras, Universitat Politècnica de Catalunya, Spain
Reiner Hartenstein, Technische Universität Kaiserslautern, Germany
Bertrand Hochet, Ecole d'Ingenieurs du Canton du Vaud (EIVD), Switzerland
Jorge Juan-Chico, Instituto de Microelectrónica de Sevilla, Spain
Enrico Macii, Politecnico di Torino (POLITO), Italy
Philippe Maurine, University of Montpellier, France
Wolfgang Nebel, University of Oldenburg, Germany
Vassilis Paliouras, University of Patras, Greece
Christian Piguet, CSEM, Switzerland
Bruno Riccò, Università di Bologna, Italy
A. Rubio, Universitat Politècnica de Catalunya, Spain
Dimitrios Soudris, Democritus University of Thrace (DUTH), Greece
Jens Sparsø, Technical University Denmark, Denmark
Annemie Trullemans, Université Catholique de Louvain (UCL), Belgium
Johan Vounckx, IMEC, Belgium
Roberto Zafalon, ST Microelectronics, Italy

Executive Steering Sub-committee

President: Wolfgang Nebel, University of Oldenburg, Germany
Vice-president: Enrico Macii, Politecnico di Torino (POLITO), Italy
Secretary: Vassilis Paliouras, University of Patras, Greece

Table of Contents

Session 1 – High-Level Design

Design of Parallel Implementations by Means of Abstract Dynamic Critical Path Based Profiling of Complex Sequential Algorithms	1
<i>Anatoly Prihozhy, Daniel Mlynek</i>	
Software Simultaneous Multi-Threading, a Technique to Exploit Task- Level Parallelism to Improve Instruction- and Data-Level Parallelism . . .	12
<i>Daniele Paolo Scarpazza, Praveen Raghavan, David Novo, Francky Catthoor, Diederik Verkest</i>	
Handheld System Energy Reduction by OS-Driven Refresh	24
<i>Vasily G. Moshnyaga, Hoa Vo, Glenn Reinman, Miodrag Potkonjak</i>	

Session 2 – Power Estimation / Modeling

Delay Constrained Register Transfer Level Dynamic Power Estimation . . .	36
<i>Sriram Sambamurthy, Jacob A. Abraham, Raghuram S. Tupuri</i>	
Circuit Design Style for Energy Efficiency: LSDL and Compound Domino	47
<i>Xiao Yan Yu, Robert Montoye, Kevin Nowka, Bart Zeydel, Vojin Oklobdzija</i>	
Accurate PTV, State, and ABB Aware RTL Blackbox Modeling of Subthreshold, Gate, and PN-Junction Leakage	56
<i>Domenik Helms, Marko Hoyer, Wolfgang Nebel</i>	
Leakage Power Characterization Considering Process Variations	66
<i>Jose L. Rosselló, Carol de Benito, Sebastià Bota, Jaume Segura</i>	

Session 3 – Memory and Register Files

Heuristic for Two-Level Cache Hierarchy Exploration Considering Energy Consumption and Performance	75
<i>A.G. Silva-Filho, F.R. Cordeiro, R.E. Sant’Anna, M.E. Lima</i>	
System Level Multi-bank Main Memory Configuration for Energy Reduction	84
<i>Hanene Ben Fradj, Cécile Belleudy, Michel Auguin</i>	

SRAM CP: A Charge Recycling Design Schema for SRAM	95
<i>Ka-Ming Keung, Akhilesh Tyagi</i>	

Compiler-Driven Leakage Energy Reduction in Banked Register Files	107
<i>David Atienza, Praveen Raghavan, José L. Ayala, Giovanni De Micheli, Francky Catthoor, Diederik Verkest, Marisa Lopez-Vallejo</i>	

Session 4 – Low-Power Digital Circuits

Impact of Array Data Flow Analysis on the Design of Energy-Efficient Circuits	117
<i>M. Hillers, W. Nebel</i>	

Methodology for Energy-Efficient Digital Circuit Sizing: Important Issues and Design Limitations	127
<i>Bart R. Zeydel, Vojin G. Oklobdzija</i>	

Low-Power Adaptive Bias Amplifier for a Large Supply-Range Linear Voltage Regulator	137
<i>Stefan Cserveny</i>	

Circuit Sizing and Supply-Voltage Selection for Low-Power Digital Circuit Design	148
<i>Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija</i>	

Session 5 – Busses and Interconnects

Power Modeling of a NoC Based Design for High Speed Telecommunication Systems	157
<i>Philippe Grosse, Yves Durand, Paul Feautrier</i>	

Partial Bus-Invert Bus Encoding Schemes for Low-Power DSP Systems Considering Inter-wire Capacitance	169
<i>T. Murgan, P.B. Bacinski, A. García Ortiz, M. Glesner</i>	

Estimation of Power Reduction by On-Chip Transmission Line for 45nm Technology	181
<i>Kenichi Okada, Takumi Uezono, Kazuya Masu</i>	

Two Efficient Synchronous $\Leftrightarrow$ Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures	191
<i>A. Sheibanyrad, A. Greiner</i>	

Session 6 – Low Power Techniques

Low-Power Maximum Magnitude Computation for PAPR Reduction in OFDM Transmitters	203
<i>Th. Giannopoulos, V. Paliouras</i>	
Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective	214
<i>A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, A. Macii, E. Macii, M. Poncino</i>	
A Clock Generator Driven by a Unified-CBiCMOS Buffer Driver for High Speed and Low Energy Operation	225
<i>Toshiro Akino, Takashi Hamahata</i>	
Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique	237
<i>B. Chung, J.B. Kuo</i>	

Session 7 – Applications and SoC Design

Low Power Distance Measurement Unit for Real-Time Hardware Motion Estimators	247
<i>Tiago Dias, Nuno Roma, Leonel Sousa</i>	
Reducing Energy Dissipation of Wireless Sensor Processors Using Silent-Store-Filtering MoteCache	256
<i>Gurhan Kucuk, Can Basaran</i>	
A Comparison of Two Approaches Providing Data Encryption and Authentication on a Processor Memory Bus	267
<i>Reouwen Elbaz, Lionel Torres, Gilles Sassatelli, Pierre Guillemin, Michel Bardouillet, Albert Martinez</i>	
Methodology for Dynamic Power Verification of Contactless Smartcards	280
<i>Julien Mercier, Christian Dufaza, Mathieu Lisart</i>	
New Battery Status Checking Method for Implantable Biomedical Applications	292
<i>Jong-pil Son, Kyu-young Kim, Ji-yong Jeong, Yogendera Kumar, Soo-won Kim</i>	

Session 8 – Modeling

Considering Zero-Arrival Time and Block-Arrival Time in Hierarchical Functional Timing Analysis	301
<i>Daniel Lima Ferrão, Ricardo Reis, José Luís Güntzel</i>	
A Simple MOSFET Parasitic Capacitance Model and Its Application to Repeater Insertion Technique	311
<i>Andrea Pugliese, Gregorio Cappuccino, Giuseppe Cocorullo</i>	
Zephyr: A Static Timing Analyzer Integrated in a Trans-hierarchical Refinement Design Flow	319
<i>Christophe Alexandre, Marek Sroka, Hugo Clément, Christian Masson</i>	
Receiver Modeling for Static Functional Crosstalk Analysis	329
<i>Mini Nanua, David Blaauw</i>	
Modeling of Crosstalk Fault in Defective Interconnects	340
<i>Ajoy K. Palit, Kishore K. Duganapalli, Walter Anheier</i>	

Session 9 – Digital Circuits

Body Bias Generator for Leakage Power Reduction of Low-Voltage Digital Logic Circuits	350
<i>Ji-Yong Jeong, Gil-Su Kim, Jong-Pil Son, Woo-Jin Rim, Soo-Won Kim</i>	
Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations	360
<i>Christophe Giacomotto, Nikola Nedovic, Vojin G. Oklobdzija</i>	
IR-drop Reduction Through Combinational Circuit Partitioning	370
<i>Hai Lin, Yu Wang, Rong Luo, Huazhong Yang, Hui Wang</i>	
Low-Power Register File Based on Adiabatic Logic Circuits	382
<i>Jianping Hu, Hong Li, Yangbo Wu</i>	
High Performance CMOS Circuit by Using Charge Recycling Active Body-Bias Controlled SOI	393
<i>Masayuki Kitamura, Masaaki Iijima, Kenji Hamada, Masahiro Numa, Hiromi Notani, Akira Tada, Shigeto Maegawa</i>	

Session 10 – Reconfigurable and Programmable Devices

Designing Alternative FPGA Implementations Using Spatial Data from Hardware Resources	403
<i>Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis</i>	
An FPGA Power Aware Design Flow	415
<i>David Elléouet, Yannig Savary, Nathalie Julien</i>	
The Design of a Dataflow Coprocessor for Low Power Embedded Hierarchical Processing	425
<i>Yijun Liu, Steve Furber, Zhenkun Li</i>	

Poster 1

Optimization of Master-Slave Flip-Flops for High-Performance Applications.....	439
<i>Raúl Jiménez, Pilar Parra, Javier Castro, Manuel Sánchez, Antonio J. Acosta</i>	
Hierarchical Modeling of a Fractional Phase Locked Loop	450
<i>Benjamin Nicolle, William Tatinian, Jean Oudinot, Gilles Jacquemod</i>	
Low Power and Low Jitter Wideband Clock Synthesizers in CMOS ASICs	458
<i>Régis Roubadia, Sami Ajram, Guy Cathébras</i>	
Statistical Characterization of Library Timing Performance	468
<i>Vincent Migairou, R. Wilson, S. Engels, N. Azemard, P. Maurine</i>	
Exploiting Narrow Values for Energy Efficiency in the Register Files of Superscalar Microprocessors.....	477
<i>Oğuz Ergin</i>	
Low Clock Swing D Flip-Flops Design by Using Output Control and MTCMOS	486
<i>Saihua Lin, Hongli Gao, Huazhong Yang</i>	
Sensitivity of a Power Supply Damping Method to Resistance and Current Waveform Variations	496
<i>Jürgen Rauscher, Hans-Jörg Pfeleiderer</i>	

Worst Case Crosstalk Noise Effect Analysis in DSM Circuits by ABCD Modeling	504
<i>Saihua Lin, Huazhong Yang</i>	

Poster 2

A Technique to Reduce Static and Dynamic Power of Functional Units in High-Performance Processors	514
<i>Guadalupe Miñana, José Ignacio Hidalgo, Oscar Garnica, Juan Lanchares, José Manuel Colmenar, Sonia López</i>	
Correct Modelling of Nested Miller Compensated Amplifier for Discrete-Time Applications	524
<i>A. Pugliese, G. Cappuccino, G. Cocorullo</i>	
Spectral Analysis of the On-Chip Waveforms to Generate Guidelines for EMC-Aware Design	532
<i>Davide Pandini, Guido A. Repetto</i>	
A Scalable Power Modeling Approach for Embedded Memory Using LIB Format	543
<i>Wen-Tsan Hsieh, Chi-Chia Yu, Chien-Nan Jimmy Liu, Yi-Fang Chiu</i>	
Improving Energy Efficiency Via Speculative Multithreading on MultiCore Processors	553
<i>Toshinori Sato, Yuu Tanaka, Hidenori Sato, Toshimasa Funaki, Takenori Koushiro, Akihiro Chiyonobu</i>	
A CMOS Compatible Charge Recovery Logic Family for Low Supply Voltages	563
<i>Clemens Schlachta, Manfred Glesner</i>	
A Framework for Estimating Peak Power in Gate-Level Circuits	573
<i>Diganchal Chakraborty, P.P. Chakrabarti, Arijit Mondal, Pallab Dasgupta</i>	

Poster 3

QDI Latches Characteristics and Asynchronous Linear-Pipeline Performance Analysis	583
<i>Eslam Yahya, Marc Renaudin</i>	

Power Modeling of Precharged Address Bus and Application to Multi-bit DPA Attacks to DES Algorithm	593
<i>M. Alioto, M. Poli, S. Rocchi, V. Vignoli</i>	
Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry	603
<i>José C.S. Palma, Leandro Soares Indrusiak, Fernando G. Moraes, Alberto Garcia Ortiz, Manfred Glesner, Ricardo A.L. Reis</i>	
A Novel Methodology to Reduce Leakage Power in CMOS Complementary Circuits	614
<i>Preetham Lakshmikanthan, Adrian Nuñez</i>	
Techniques to Enhance the Resistance of Precharged Busses to Differential Power Analysis	624
<i>M. Alioto, M. Poli, S. Rocchi, V. Vignoli</i>	
Formal Evaluation of the Robustness of Dual-Rail Logic Against DPA Attacks	634
<i>Alin Razafindraibe, Michel Robert, Philippe Maurine</i>	
A Method for Switching Activity Analysis of VHDL-RTL Combinatorial Circuits	645
<i>Felipe Machado, Teresa Riesgo, Yago Torroja</i>	

Keynotes

Nanoelectronics: Challenges and Opportunities	658
<i>Giovanni De Micheli</i>	
Static and Dynamic Power Reduction by Architecture Selection	659
<i>Christian Piguet, Christian Schuster, Jean-Luc Nagel</i>	
Asynchronous Design for High-Speed and Low-Power Circuits	669
<i>Peter A. Beerel</i>	
Design for Volume Manufacturing in the Deep Submicron ERA	670
<i>Robin Wilson</i>	

Industrial Session

The Holy Grail of Holistic Low-Power Design	671
<i>F. Pessolano</i>	

Top Verification of Low Power System with “Checkerboard”
Approach 672
 Jean Oudinot

The Power Forward Initiative 673
 Francois Thomas

Author Index 675