Abstract
In this paper, we propose a new technique for higher circuit speed without increase in leakage current by using active body-bias controlling technique. Conventional body-bias controlling techniques face difficulties, such as long transition time of body voltage and large area penalty. To overcome these issues, we propose a Charge Recycling Active Body-bias Controlled (CRABC) circuit scheme on SOI which enables quick control of body voltage by using simple additional circuit. The SPICE simulation results have shown that CRABC shortens delay time by 20 %, and transition time for controlling body-bias by 98 %.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Shahidi, G., Ajmera, A., Assaderaghi, F., Bolam, R., Bryant, A., Coffey, M., Hovel, H., Lasky, J., Leobandung, E., Lo, H.-S., Maloney, M., Moy, D., Rausch, W., Sadana, D., Schepis, D., Sherony, M., Sleight, J.W., Wagner, L.F., Wu, K., Davari, B., Chen, T.C.: Mainstreaming of the SOI Technology. In: 1999 IEEE International SOI Conference, October (1999)
Hirano, Y., Ipposhi, T., Dang, H., Matsumoto, T., Iwamatsu, T., Nii, K., Tsukamoto, Y., Kato, H., Maegawa, S., Arimoto, K., Inoue, Y., Inuishi, M., Ohji, Y.: Impact of Active Body-bias Controlled (ABC) SOI SRAM by using Direct Body Contact Technology for Low-Voltage Application. IEDM, Tech. Dig. (December 2003)
Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., Sakurai, T.: A 0.9V 150MHz 10mW 4mm2 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) scheme. IEEE Journal of Solid-State Circuits 31(11), 1770–1779 (1996)
Keshavarzi, A., Narendra, S., Borkar, S., Hawkins, C., Roy, K., De, V.: Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC’s. In: Proceedings of International Symposiumon Low Power Electronics and Design, pp. 252–254 (August 1999)
Koura, H., Takamiya, M., Hiramoto, T.: Optimum Condition of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs. Jpn. J. Appl. Phys. 39, 2312–2317 (2000)
Hiramoto, T., Takamiya, M., Koura, H., Inukai, T., Gomyo, H., Kawaguchi, H., Sakurai, T.: Optimum Device Parameters and Scalability of Variable Threshold Voltage Complementary MOS (VTCMOS). Japanese Journal of Applied Physics, Part 1 40(4B), 2854–2858 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kitamura, M. et al. (2006). High Performance CMOS Circuit by Using Charge Recycling Active Body-Bias Controlled SOI. In: Vounckx, J., Azemard, N., Maurine, P. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2006. Lecture Notes in Computer Science, vol 4148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11847083_38
Download citation
DOI: https://doi.org/10.1007/11847083_38
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-39094-7
Online ISBN: 978-3-540-39097-8
eBook Packages: Computer ScienceComputer Science (R0)