Abstract
Dynamic branch predictor logic alone accounts for approximately 10% of total processor power dissipation. Recent research indicates that the power cost of a large dynamic branch predictor is offset by the power savings created by its increased accuracy. We describe a method of reducing dynamic predictor power dissipation without degrading prediction accuracy by using a combination of local delay region scheduling and run time profiling of branches. Feedback into the static code is achieved with hint bits and avoids the need for dynamic prediction for some individual branches. This method requires only minimal hardware modifications and coexists with a dynamic predictor.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: 27th annual international symposium on Computer architecture (2000)
Egan, C.: Dynamic Branch Predictio In High Performance Super Scalar Processors. PhD thesis, University of Hertfordshire (August 2000)
Egan, C., Hicks, M., Christianson, B., Quick, P.: Enhancing the I-Cache to Reduce the Power Consumption of Dynamic Branch Predictors. IEEE Digital System Design (July 2005)
Hicks, M., Egan, C., Christianson, B., Quick, P.: HTracer: A Dynamic Instruction Stream Research Tool. IEEE Digital System Design (July 2005)
Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning Confidence to Conditional Branch Predictions. In: IEEE 29th International Symposium on Microarchitecture (1996)
Karlin, J., Stefanovic, D., Forrest, S.: The Triton Branch Predictor (October 2004)
Martin, A.J., Nystrom, M., Penzes, P.L.: ET2: A Metric for Time and Energy Efficiency of Computation (2003)
Parikh, D., Skadron, K., Zhang, Y., Stan, M.: Power Aware Branch Prediction: Characterization and Design. IEEE Transactions On Computers 53(2) (February 2004)
Parikh, D., Skadron, K., Zhang, Y., Barcella, M., Stan, M.R.: Power Issues Related to Branch Prediction. IEEE HPCA (2002)
Patterson, D.A., Hennessy, J.L.: Computer Organization and Design: The Hardware Software Interface, 2nd edn. Morgan Kaufmann, San Francisco (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hicks, M., Egan, C., Christianson, B., Quick, P. (2006). Reducing the Branch Power Cost in Embedded Processors Through Static Scheduling, Profiling and SuperBlock Formation. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_31
Download citation
DOI: https://doi.org/10.1007/11859802_31
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)