Abstract
This paper describes a new on-demand wakeup prediction policy for instruction cache leakage control that achieves better leakage savings than prior policies, and avoids the performance overheads of prior policies. The proposed policy reduces leakage energy by more than 92% with only less than 0.3% performance overhead on average. The key to this new on-demand policy is to use branch prediction information for the wakeup prediction. In the proposed policy, inserting an extra stage for wakeup between branch prediction and fetch, allows the branch predictor to be also used as a wakeup predictor without any additional hardware. Thus, the extra stage hides the wakeup penalty, not affecting branch prediction accuracy. Though extra pipeline stages typically add to branch misprediction penalty, in this case, the extra wakeup stage on the normal fetch path can be overlapped with misprediction recovery. With such consistently accurate wakeup prediction, all cache lines except the next expected cache line are in the leakage saving mode, minimizing leakage energy.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Agarwal, A., Hai, L., Roy, K.: A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron. IEEE Journal of Solid-State Circuits 38, 319–328 (2003)
Austin, T., Larson, E., Ernst, D.: Simplescalar: An Infrastructure for Computer System Modeling. IEEE Computer Magazine 35, 59–67 (2002)
Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proc. of Int. Symp. on Computer Architecture, pp. 148–157 (2002)
Hamzaoglu, F., Ye, Y., Keshavarzi, A., Zhang, K., Narendra, S., Borkar, S., Stan, M., De, V.: Analysis of Dual-VT SRAM cells with Full-Swing Single-Ended Bit Line Sensing for On-Chip Cache. IEEE Transaction on VLSI Systems 10, 91–95 (2002)
Hu, J.S., Nadgir, A., Vijaykrishnan, N., Irwin, M.J., Kandemir, M.: Exploiting Program Hotspots and Code Sequentiality for Instruction Caches Leakage Management. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 593–601 (2003)
Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behavior to reduce cache leakage power. In: Proc. of Int. Symp. on Computer Architecture, pp. 240–251 (2001)
Kessler, R.: The Alpha 21264 Microprocessor. IEEE Micro Magazine, 24–36 (1999)
Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power. IEEE Transaction on VLSI Systems 12(2), 167–184 (2004)
Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Single-Vdd and Single-Vt Super-Drowsy Techniques for Low-Leakage High-Performance Instruction Caches. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 54–57 (2004)
Li, L., Degalahal, V., Vojaykrishnan, N., Kandemir, M., Irwin, M.J.: Soft Error and Energy Consumption Interactions: A Data Cache Perspective. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 132–137 (2004)
Li, L., Kadayif, I., Tsai, Y.-F., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Sivasubramaniam, A.: Leakage Energy Management in Cache Hierarchies. In: Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 131–140 (2002)
Li, Y., Parikh, D., Zhang, Y., Sankaranarayanan, K., Stan, M., Skadron, K.: State-Preserving vs. Non-State-Preserving Leakage Control in Caches. In: Proc. of the Design Automation and Test in Europe Conference, pp. 22–27 (2004)
Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control for Energy Reduction. In: Proc. of Int. Symp. on Computer Architecture, pp. 132–141 (1998)
McFaring, S.: Combining Branch Predictors. Technical Note TN-36. DEC (June 1993)
Nii, K., et al.: A Low Power SRAM Using Auto-Backgate-Controlled MT-CMOS. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 293–298 (1998)
Powell, M., Yang, S.-H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 90–95 (2000)
Reinman, G., Calder, B.: Using a Serial Cache for Energy Efficient Instruction Fetching. Journal of Systems Architecture 50(11), 675–685 (2004)
Yang, S., Falsafi, B.: Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches. In: Proc. of Int. Symp. on Microarchitecture (2003)
Yang, S., Powell, M., Falsafi, B., Roy, K., Vijaykumar, T.: An Integrated Circuit/ Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In: Proc. of Int. Symp. on High-Performance Computer Architecture, pp. 147–157 (2001)
Zhang, W., Hu, J., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Compiler-Directed Instruction Cache Leakage Optimization. In: Proc. of Int. Symp. on Microarchitecture, pp. 208–218 (2002)
ARM. ARM 1136 Technical Reference Manual, Available in, http://www.arm.com
ITRS (International Technology Roadmap for Semiconductor), Available in, http://public.itrs.net
Standard Performance Evaluation Corp.. Available in, http://www.specbench.org
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chung, S.W., Skadron, K. (2006). Using Branch Prediction Information for Near-Optimal I-Cache Leakage. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_4
Download citation
DOI: https://doi.org/10.1007/11859802_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)