Skip to main content

A Self-reconfigurable System-on-Chip Architecture for Satellite On-Board Computer Maintenance

  • Conference paper
Advances in Computer Systems Architecture (ACSAC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4186))

Included in the following conference series:

Abstract

New trends in the space industry, e.g. the development of wireless networked constellations using miniaturized satellites, have generated a pressing need for condition-based maintenance, self-repair and upgrade capabilities on-board satellites. This can be achieved by using reconfigurable hardware technologies, such as high-density Field Programmable Gate Arrays, implementing an entire on-board computer on a single chip. In this paper we present a system-on-chip architecture for on-board partial run-time reconfiguration to enable system-level functional changes on-board satellites ensuring correct operation, longer life and higher quality of service.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Tiggler, H., Vladimirova, T., Zheng, D., Gaisler, J.: Experiences Designing a System-on-a-Chip for Small Satellite Data Processing and Control. In: Proceedings of the 3rd Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD 2000), Laurel, Maryland, USA, p. 20 (2000)

    Google Scholar 

  2. Caffrey, M., Graham, P., Johnson, E., Wirthlin, M., Rollins, N., Carmichael, C.: Single-Event Upsets in SRAM FPGAs. In: Proceedings of the 5th Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD 2002), P8, Laurel, Maryland, USA (2002)

    Google Scholar 

  3. Ohlsson, M., Dyreklev, P., Johansson, K., Alfke, P.: Neutron Single Event Upsets in SRAM-based FPGAs. In: Proceedings of IEEE Nuclear and Space Radiation Effects Conference (NSREC 1998), Newport Beach, California, USA (1998)

    Google Scholar 

  4. Graham, P., Caffrey, M., Zimmerman, J., Sundararajan, P., Johnson, E., Patterson, C.: Consequences and Categories of SRAM FPGA Configuration SEUs. In: Proceedings of the 6th Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD 2003), C6, Washington DC, USA (2003)

    Google Scholar 

  5. Stettler, M., Caffrey, M., Graham, P., Krone, J.: Radiation effects and mitigation strategies for modern FPGAs. In: Proceedings of 10th Workshop on Electronics for LHC Experiments and Future Experiments, Boston, USA (2004)

    Google Scholar 

  6. Xilinx: The First Triple Module Redundancy Development Tool for reconfigurable FPGAs, http://www.xilinx.com/esp/mil_aero/collateral/tmrtool_sellsheet_wr.pdf

  7. Xilinx: Two Flows for Partial Reconfiguration: Module Based or Difference Based. Application Note, http://www.xilinx.com/bvdocs/appnotes/xapp290.pdf

  8. Xilinx: PlanAhead 8.1 Design and Analysis Tool: Maximum Performance in Less Time, http://www.xilinx.com/publications/prod_mktg/pn0010825.pdf

  9. Guccione, S., Levi, D., Sundararajan, P.: JBits: Java Based Interface for Reconfigurable Computing. In: Proceedings of the 2nd Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD 1999), P-27, Laurel, Maryland, USA (1999)

    Google Scholar 

  10. Xilinx: MicroBlaze Processor Reference Guide (October 2005)

    Google Scholar 

  11. Williams, J.A., Bergmann, N.W.: Embedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-On-Chip. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2004), Las Vegas, Nevada, USA (2004)

    Google Scholar 

  12. Gaisler, J.: GRLIB IP Library User’s Manual (Version 1.0.4). Gaisler Research (2005)

    Google Scholar 

  13. Blodget, B., James-Roxby, P., Keller, E., McMillan, S., Sundararajan, P.: A Self-reconfiguration Platform. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 565–574. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  14. Xilinx: Processor IP Reference Guide. Xilinx (February 2005)

    Google Scholar 

  15. Meier, M., Vladimirova, T., Plant, T., da Silva Curiel, A.: DMA Controller for a Credit-Card Size Satellite Onboard Computer. In: Proceedings of the 7th Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD 2004), P-208, Washington, US, NASA (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wu, X., Vladimirova, T. (2006). A Self-reconfigurable System-on-Chip Architecture for Satellite On-Board Computer Maintenance. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_57

Download citation

  • DOI: https://doi.org/10.1007/11859802_57

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40056-1

  • Online ISBN: 978-3-540-40058-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics