Skip to main content

Neural Network Implementation in Hardware Using FPGAs

  • Conference paper
Neural Information Processing (ICONIP 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4234))

Included in the following conference series:

Abstract

The usage of the FPGA (Field Programmable Gate Array) for neural network implementation provides flexibility in programmable systems. For the neural network based instrument prototype in real time application, conventional specific VLSI neural chip design suffers the limitation in time and cost. With low precision artificial neural network design, FPGAs have higher speed and smaller size for real time application than the VLSI design. In addition, artificial neural network based on FPGAs has fairly achieved with classification application. The programmability of reconfigurable FPGAs yields the availability of fast special purpose hardware for wide applications. Its programmability could set the conditions to explore new neural network algorithms and problems of a scale that would not be feasible with conventional processor. The goal of this work is to realize the hardware implementation of neural network using FPGAs. Digital system architecture is presented using Very High Speed Integrated Circuits Hardware Description Language (VHDL) and is implemented in FPGA chip. The design was tested on a FPGA demo board.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 139.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Poliac, M., Zanetti, J., Salerno, D.: Performance Mesuraments of Seismocardiogram Interpretation Using Neural Networks. In: Computer in Cardiology, pp. 573–576. IEEE Computer Society, Los Alamitos (1993)

    Google Scholar 

  2. Rucket, U., Funke, A., Pintaske, C.: Acceleratorboard for Neural Associative Memories. Neurocomputing 5(1), 39–49 (1993)

    Article  Google Scholar 

  3. Zhu, J., Gunther, B.K.: Towards an FPGA Based Reconfigurable Computing Environment for Neural Network Implementations. In: Proceedings of the Ninth International Conference on Artificial Neural Networks (ICANN 1999). IEE Conference Proceedings 470, pp. 661–667 (1999)

    Google Scholar 

  4. Cox, C., Blanz, W.: GABGLION-A Fast Field Programmable Gate Array Implementation of a Connectionist Classifier. IEEE Journal of Solid-satate Circuits 27(3), 288–299 (1992)

    Article  Google Scholar 

  5. Haykin, S.: Neural Networks A Comprehensive Foundation, 2nd edn., vol. 1, pp. 6–7. Prentice Hall Publishing, New Jersey (1999)

    MATH  Google Scholar 

  6. Brown, S.D., Francis, R.J., Vranesic, Z.G.: Field Programmable Gate Arrays. Kluwer Academics Publishers, Dordrecht (1992)

    MATH  Google Scholar 

  7. Asheden, P.J.: VHDL Standards. IEEE Design & Test of Computers 18(6), 122–123 (2001)

    Article  Google Scholar 

  8. Savran, A., ÃœNsal, S.: Hardware Implementation of a Feed forward Neural Network Using FPGAs. In: The third International Conference on Electrical and Electronics Engineering (ELECO 2003), Bursa, Turkey, December 3-7 (2003)

    Google Scholar 

  9. Stevenson, M., Weinter, R., Widow, B.: Sensitivity of Feedforward Neural Networks to Weigh Errors. IEEE Transactions on Neural Networks 1(2), 71–80 (1990)

    Article  Google Scholar 

  10. Blake, J.J., Maguire, L.P., Mcginnity, T.M., Roche, B., Mcdaid, L.J.: The Implementation of Fuzzy Systems. Neural Networks using FPGAs, Information Sciences 112, 151–168 (1998)

    Google Scholar 

  11. Krips, M., Lammert, T., Kummert, A.: FPGA Implementation of a Neural Network for a Real-Time Hand Tracking System. In: Proceedings of first IEEE Internaional Workshop on Electronic Design, Test and Applications (2002)

    Google Scholar 

  12. Yu, X., Deni, D.: Implementing Neural Network In FPGAs, The Institution of Electrical Engineers, IEE published, Savoy Place, London (1994)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sahin, S., Becerikli, Y., Yazici, S. (2006). Neural Network Implementation in Hardware Using FPGAs. In: King, I., Wang, J., Chan, LW., Wang, D. (eds) Neural Information Processing. ICONIP 2006. Lecture Notes in Computer Science, vol 4234. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11893295_122

Download citation

  • DOI: https://doi.org/10.1007/11893295_122

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-46484-6

  • Online ISBN: 978-3-540-46485-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics