Abstract
This paper presents a novel parallel architecture which performs a streamed-based processing of the two-dimensional Discrete Cosine Transform (2D-DCT) for real time video compression applications. This proposal consists in using a programmable device, such as FPGA, to implement kernels of one-dimensional DCT (1D-DCT), referred to as DCT-kernels, which can be instantiated, so many as necessary, to attend the required pixel rate for a specific purpose. The implementation of the architecture proposed for the DCT-kernel also presents some interesting features that represent an advantage over the classical architectures for 1D-DCT available in the literature, mainly when a parallel architecture is supposed to use some of them. Two different applications, standard definition television (SDTV) and high definition television (HDTV), have employed the proposed parallel architecture using different number of DCT-kernels in order to show the potential of its use and real possibilities of enlarging the set of candidate applications.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Recommendation ITU-R BT.656-3: Interfaces For Digital Component Video Signals in 525-line and 625-line Television Systems Operating at the 4:2:2 Level of Recommendation ITU-R BT.601 (Part A) (1995)
Arai, Y., Agui, T., Nakajima, M.: A Fast DCT-SQ Scheme for Images. Transactions of IEICE E71(11), 1095–1097 (1988)
Chen, T.C.: Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder. IEEE Transactions on Circuits and Systems for Video Technology. 16(6), 673–688 (2006)
Fehn, C., de La Barré, R., Pastoor, S.: Interactive 3-DTV - Concepts and Key Technologies. Proceedings of the IEEE 94(3), 524–538 (2006)
Bhaskaran, V., Konstantinides, K.: Image and Video Compression Standards Algorithms and Architectures. Kluwer Academic Publishers, Dordrecht (1999)
Porto, R., Agostini, L.: Project Space Exploration on the 2D-DCT Architecture of a JPEG Compressor Directed to FPGA Implementation. In: Design, Automation and Test in Europe Conference and Exhibition, February 2004, pp. 224–229 (2004)
Jain, A.: Fundamentals of Digital Image Processing. Prentice-Hall, Englewood Cliffs (1989)
Ahmed, N., Natrajan, T., Rao, K.R.: Discrete Cosine Transform. IEEE Trans. Comput. C-23(1), 90–93 (1984)
Kovac, M., Ranganathan, N.: JAGUAR: A Fully Pipelined VLSI Architecture for JPEG Image Compression Standard. Proceedings of the IEEE 32(6), 247–258 (1995)
Agostini, L.: Information Technology Digital Compression and Coding of Continuous-tone still Images Requirements and Guidelines. M. Sc. Dissertation. Computer Science Graduate Program - Federal University of Rio Grande do Sul (2002)
Chen, W., Smith, C., Fralick, S.: A Fast Computational Algorithm for the Discrete Cosine Transform. IEEE Transactions on Communications 25(9), 1004–1009 (1977)
Lee, B.: A New Algorithm to Compute the Discrete Cossine Transform. IEEE Transactions on ASSP 32(6), 1243–1245 (1984)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Carneiro, C.A., Garcia, F.M.P., Freitas, F.M., Peixoto, Z.M.A., Diniz, A.R.M., Alcaim, A. (2006). A Real-Time and Parametric Parallel Video Compression Architecture Using FPGA. In: Min, G., Di Martino, B., Yang, L.T., Guo, M., Rünger, G. (eds) Frontiers of High Performance Computing and Networking – ISPA 2006 Workshops. ISPA 2006. Lecture Notes in Computer Science, vol 4331. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11942634_78
Download citation
DOI: https://doi.org/10.1007/11942634_78
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-49860-5
Online ISBN: 978-3-540-49862-9
eBook Packages: Computer ScienceComputer Science (R0)