Abstract
Speculative multithreading is a technique that has been used to improve single thread performance. Speculative multithreading architectures for Chip multiprocessors (CMPs) have been extensively studied. But there have been relatively few studies on the design of speculative multithreading for simultaneous multithreading (SMT) processors. The current SMT based designs – IMT [9] and DMT [2] use load/store queue (LSQ) to perform dependence checking. Since the size of the LSQ is limited, this design is suitable only for small threads. In this paper we present a novel cache-based architecture support for speculative simultaneous multithreading which can efficiently handle larger threads. In our architecture, the associativity in the cache is used to buffer speculative values. Our 4-thread architecture can achieve about 15% speedup when compared to the equivalent superscalar processors and about 3% speedup on the average over the LSQ-based architectures, however, with a less complex hardware. Also our scheme can perform 14% better than the LSQ-based scheme for larger threads.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Open research compiler for itanium processor family, http://ipf-orc.sourceforge.net/
Akkary, H., Driscoll, M.: A dynamic multithreading processor. In: MICRO-31 (December 1998)
Colohan, C.B., Ailamaki, A., Steffan, J.G., Mowry, T.C.: Tolerating dependences between large speculative threads via sub-threads. In: Proceedings of the 33th ISCA, Boston, MA (2006)
Franklin, M., Sohi, G.S.: ARB: A hardware mechanism for dynamic reordering of memory references. IEEE Transactions on Computers 45(5) (May 1996)
Krishnan, V., Torrellas, J.: A chip multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, Special Issue on Multithreaded Architecture (September 1999)
Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proc. ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation (2005)
Marcuello, P., Gonzalez, A.: Exploiting speculative thread-level parallelism on a smt processor. In: Proceedings of the 7th International Conference on High-Performance Computing and Networking (April 1999)
Martnez, J.F., Renau, J., Huang, M.C., Prvulovic, M., Torrellas, J.: Cherry: checkpointed early resource recycling in out-of-order microprocessors. In: Proceedings of Micro-35, Istanbul, Turkey (2002)
Park, I., Falsafi, B., Vijaykumar, T.N.: Implicitly-multithreaded processors. In: Proceedings of the 30th ISCA (June 2003)
Steffan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: A scalable approach to thread-level speculation. In: Proceedings of the 27th ISCA (June 2000)
Steffan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: The stampede approach to thread-level speculation. In: ACM Transactions on Computer Systems (TOCS), vol. 23 (August 2005)
Tullsen, D., Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proceedings of the 23rd ISCA (May 1996)
Vijaykumar, T.N., Gopal, S., Smith, J.E., Sohi, G.: Speculative versioning cache. IEEE Transactions on Parallel and Distributed Systems 12, 1305–1317 (2001)
Wang, S., Dai, X., Yellajyosula, K.S., Zhai, A.: Loop selection for thread-level speculation. In: Ayguadé, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol. 4339, pp. 289–303. Springer, Heidelberg (2006)
Zhai, A., Colohan, C.B., Steffan, J.G., Mowry, T.C.: Compiler optimization of scalar value communication between speculative threads. In: Proceedings of the 10th ASPLOS (October 2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Packirisamy, V., Wang, S., Zhai, A., Hsu, WC., Yew, PC. (2006). Supporting Speculative Multithreading on Simultaneous Multithreaded Processors. In: Robert, Y., Parashar, M., Badrinath, R., Prasanna, V.K. (eds) High Performance Computing - HiPC 2006. HiPC 2006. Lecture Notes in Computer Science, vol 4297. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11945918_19
Download citation
DOI: https://doi.org/10.1007/11945918_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-68039-0
Online ISBN: 978-3-540-68040-6
eBook Packages: Computer ScienceComputer Science (R0)