Abstract
Testing network processor based high throughput applications require high-speed traffic generator. Commercial traffic generators are very expensive and their internal working is proprietary. Hence, we have designed a network processor based network Traffic Generator (TG). The Control Plane (CP) takes care of the configuration of the traffic profile. The data plane (DP) is responsible for actual generation of the traffic. The TG requires another copy of TG or any other traffic generator for calibration. We explain the calibration methodology and the results of our experiments. Our system has been able to generate traffic up to 10Gbps.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Shorfuzzaman, M., Rasit Eskicioglu, M., Graham, P.: Architectures for Network Processors: Key Features, Evaluation, and Trends. Communications in Computing 2004, 141–146 (2004)
Spalink, T., Karlin, S., Peterson, L., Gottlieb, Y.: Building a Robust Software-Based Router
Bose, H., Huang, K.: A network intrusion detection system on IXP1200 network processors with support for large rule sets Technical Report 2004-02. LIACS, Leiden University (2004)
Fujitsu, Inc. Comet Stream Processor / FPGA, http://www.comet-can.jp
IxLoad – Generating Traffic to test Content Aware Devices, IXIA, http://www.ixiacom.com
Netperf, http://www.netperf.org/netperf/training/Netperf.html
http://www.intel.com/design/jvdssknetwork/papers/27905001.pdf
Crowley, P., Franklin, M.A., Hadimoglu, H., Onufryk, P.Z.: Network Processor Design: Issues and Practices, vol. 1. Morgan Kaufmann Publishers, San Francisco (2003)
Heegaard, P.E.: GenSyn - a generator of synthetic Internet traffic used in QoS experiments. In: Proceeding of the 15th Nordic Teletraffic Seminar, Sweden, pp. 137–148 (2000)
Mah, B.A.: An Empirical Model of HTTP Network Traffic. In: Proc. InfoComm 1997 (April 1997)
Avallone, S., D’Arienzo, M., Esposito, M., Pescapè, A., Romano, S.P., Ventre, G.: Mtools. IEEE Network 16(5), 3 (2002); Networking Column
UDPGenerator, http://www.citi.umich.edu/projects/qbone/generator.html
Avallone, S., Pescapè, A., Ventre, G.: Distributed Internet Traffic Generator (D-ITG): analysis and experimentation over heterogeneous networks. In: ICNP 2003 poster Proceedings, Intl Conf. on Network Protocols, Atlanta, Georgia, USA (2003)
Gavrilovska, A.: Network Processors as Building Blocks in Overlay Networks. In: 11th Symposium on High Performance Interconnects (HOT-I 2003), California, August 22-24 (2003)
Dittmann, G., Herkersdorf, A.: Network Processor load balancing for high-speed links. In: Proc. International Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS), San Diego, California, pp. 727–735 (July 2002)
Joglekar, A.A.: High Capacity Network Link Emulation using Network Processor. Master’s Thesis (January/May 2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shah, S., Bansod, T.M., Singh, A. (2006). Design and Implementation of a Network Processor Based 10Gbps Network Traffic Generator. In: Chaudhuri, S., Das, S.R., Paul, H.S., Tirthapura, S. (eds) Distributed Computing and Networking. ICDCN 2006. Lecture Notes in Computer Science, vol 4308. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11947950_29
Download citation
DOI: https://doi.org/10.1007/11947950_29
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-68139-7
Online ISBN: 978-3-540-68140-3
eBook Packages: Computer ScienceComputer Science (R0)