Skip to main content
SpringerLink
Log in

A Semantic Model of Real-Time UML

  • Conference paper
  • First Online:
Formal Methods and Software Engineering (ICFEM 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2495))

Included in the following conference series:

Abstract

This paper describes a formal framework for expressing the semantics of UML augmented with real-time constructs. The approach is based on a two-dimensional temporal logic to independently capture control-flow as well as time-flow. The goal is to provide a simple, intuitive, and validatable semantics that can be used for further formal analysis.

This research was supported in part by PSC-CUNY grant 63389-00-32

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. D. Harel. Statecharts: A visual formalism for complex systems. Science of Computer Programming, 8:231–274, 1987.

    Article  MATH  MathSciNet  Google Scholar 

  2. L. Lavazza, G. Quaroni, and M. Venturelli. Combining UML and formal notations for modelling real-time systems. In Foundations of Software Engineering (FSE), pages 196–206, 2001.

    Google Scholar 

  3. Object Management Group. UML Profile for Schedulability, Performance, and Time Specification, Draft Adopted Specification, January 2002.

    Google Scholar 

  4. S. Shankar. Formal Verification of VHDL Designs Using Temporal Logics. PhD thesis, University of Minnesota, 1998.

    Google Scholar 

  5. S. Shankar. A formal semantics for UML with real-time constructs. Technical Report TR-200209, Dept. of Computer Science, City University of New York (CUNY), 2002.

    Google Scholar 

  6. S. Shankar and J. Slagle. A polymodal semantics for VHDL. In Advances in Hardware Design and Verification (CHARME), pages 88–105. Chapman & Hall, 1997.

    Google Scholar 

  7. M. von der Beeck. A comparison of statecharts variants. In Formal Techniques in Real Time and Fault Tolerant Systems (FTRTFT), pages 128–148, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. City University of New York (CUNY), New York, NY, 10021, USA

    Subash Shankar

Authors
  1. Subash Shankar
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. International Institute for Software Technology, United Nations University, Casa Silva Mendes, Est. do Engenheiro Trigo No. 4, P.O. Box 3058, Macao

    Chris George

  2. School of Computer Engineering and Science, Shanghai University, 149 Yanchang Road, Shanghai, 200072, P.R. China

    Huaikou Miao

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shankar, S. (2002). A Semantic Model of Real-Time UML. In: George, C., Miao, H. (eds) Formal Methods and Software Engineering. ICFEM 2002. Lecture Notes in Computer Science, vol 2495. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36103-0_57

Download citation

  • DOI: https://doi.org/10.1007/3-540-36103-0_57

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-00029-7

  • Online ISBN: 978-3-540-36103-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation