Abstract
This paper describes how fine grain parallelism can be exploited using a behavioral synthesis tool called AccelFPGA which reads in high-level descriptions of DSP applications written in MATLAB, and automatically generates synthesizable RTL models in VHDL or Verilog. The RTL models can be synthesized using commercial logic synthesis tools and place and route tools onto FPGAs. The paper describes how powerful directives are used to provide high-level architectural tradeoffs by exploiting fine grain parallelism, pipelining, memory mapping and tiling for the DSP designer. Experimental results are reported with the AccelFPGA version 1.4 compiler on a set of 8 MATLAB benchmarks that are mapped onto the Xilinx Virtex II FPGAs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Adelante Technologies, ART Builder, http://www.adelantetechnologies.com
Altera, Stratix Datasheet, http://www.altera.com
Celoxica Corp, Handle C Design Language, http://www.celoxica.com
C Level Design, System Compiler: Compiling ANSI C/C++ to Synthesis-ready HDL, http://www.cleveldesign.com
CynApps Suite. Cynthesis Applications for Higher Level Design. http://www.cynapps.com
G. DeMicheli, Synthesis and Optimization of Digital Circuits, McGraw Hill, 1994
Esterel-C Language (ECL). Cadence website. http://www.cadence.com
M. Haldar, A. Nayak, A. Choudhary, and P. Banerjee, “A System for Synthesizing Optimized FPGA Hardware from MATLAB,” Proc. International Conference on Computer Aided Design, San Jose, CA, November 2001, See also http://www.ece.northwestern.edu/cpdc/Match/Match.html.
Mathworks Corp, MATLAB Technical Computing Environment, http://www.mathworks.com
De Micheli, G. Ku D. Mailhot, F. Truong T. The Olympus Synthesis System for Digital Design. IEEE Design amp; Test of Computers 1990.
Overview of the Open SystemC Initiative. SystemC website. http://www.systemc.org
Synopsys Corp, Behavioral Compiler Datasheet, http://www.synopsys.com
Synplicity. Synplify Pro Datasheet, http://www.synplicity.com.
Xilinx, Virtex II Datasheet, http://www.xilinx.com
Xilinx, System Generator Datasheet, http://www.xilinx.com
Altera, DSP Builder Datasheet, http://www.altera.com
Texas Instruments, VelocTI C6000 Architecture Description, http://www.ti.com
Phillips Corporation, Trimedia Architecture Description, http://www.phillips.com
Motorola Corporation, STARCORE Datasheet, http://www.motorola.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Banerjee, P. et al. (2002). A Behavioral Synthesis Tool for Exploiting Fine Grain Parallelism in FPGAs. In: Das, S.K., Bhattacharya, S. (eds) Distributed Computing. IWDC 2002. Lecture Notes in Computer Science, vol 2571. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36385-8_25
Download citation
DOI: https://doi.org/10.1007/3-540-36385-8_25
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00355-7
Online ISBN: 978-3-540-36385-9
eBook Packages: Springer Book Archive