Skip to main content

Speeding-Up Fault Injection Campaigns in VHDL Models

  • Conference paper
  • First Online:
Computer Safety, Reliability and Security (SAFECOMP 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1943))

Included in the following conference series:

Abstract

Simulation-based Fault Injection in VHDL descriptions is increasingly common due to the popularity of top-down design flows exploiting this language. This paper presents some techniques for reducing the time to perform the required simulation experiments. Static and dynamic methods are proposed to analyze the list of faults to be injected, removing faults as soon as their behavior is known. Common features available in most VHDL simulation environments are also exploited. Experimental results show that the proposed techniques are able to reduce the time required by a typical Fault Injection campaign by a factor ranging from 43.9% to 96.6%.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M. Nikoladis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, IEEE 17th VLSI Test Symposium, April 1999, pp. 86–94

    Google Scholar 

  2. R. K. Iyer and D. Tang, Experimental Analysis of Computer System Dependability, Chapter 5 of Fault-Tolerant Computer System Design, D. K. Pradhan (ed.), Prentice Hall, 1996

    Google Scholar 

  3. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, Fault injection into VHDL Models: the MEFISTO Tool, Proc. FTCS-24, Austin (USA), 1994, pp. 66–75

    Google Scholar 

  4. T. A. Delong, B. W. Johnson, J. A. Profeta III, A Fault Injection Technique for VHDL Behavioral-Level Models, IEEE Design & Test of Computers, Winter 1996, pp. 24–33

    Google Scholar 

  5. G. A. Kanawati, N. A. Kanawati, J. A. Abraham, FERRARI: A Flexible Software-Based Fault and Error Injection System, IEEE Trans. on Computers, Vol 44, N. 2, February 1995, pp. 248–260

    Article  MATH  Google Scholar 

  6. J. Carreira, H. Madeira, J. Silva, Xception: Software Fault Injection and Monitoring in Processor Functional Units, DCCA-5, Conference on Dependable Computing for Critical Applications, Urbana-Champaign, USA, September 1995, pp. 135–149

    Google Scholar 

  7. S. Han, K. G. Shin, H. A. Rosenberg, Doctor: An Integrated Software Fault-Injection Environment for Distributed Real-Time Systems, Proc. IEEE Int. Computer Performance and Dependability Symposium, 1995, pp. 204–213

    Google Scholar 

  8. A. Benso, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, EXFI: a low cost Fault Injection System for embedded Microprocessor-based Boards, ACM Transactions on Design Automation of Electronic Systems, Vol. 3, Number 4, October 1998, pp. 626–634

    Article  Google Scholar 

  9. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.-C. Laprie, E. Martins, D. Powell, Fault Injection for Dependability Validation: A Methodology and some Applications, IEEE Transactions on Software Engineering, Vol. 16, No. 2, February 1990

    Google Scholar 

  10. J. Karlsson, P. Liden, P. Dahlgren, R. Johansson, U. Gunneflo, Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms, IEEE Micro, Vol. 14, No. 1, pp. 8–32, 1994

    Article  Google Scholar 

  11. A. Benso, M. Rebaudengo, L. Impagliazzo, P. Marmo, Fault-List Collapsing for Fault Injection Experiments, RAMS’98: Annual Reliability and Maintainability Symposium, January 1998, pp. 383–388

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Parrotta, B., Rebaudengo, M., Reorda, M.S., Violante, M. (2000). Speeding-Up Fault Injection Campaigns in VHDL Models. In: Koornneef, F., van der Meulen, M. (eds) Computer Safety, Reliability and Security. SAFECOMP 2000. Lecture Notes in Computer Science, vol 1943. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-40891-6_3

Download citation

  • DOI: https://doi.org/10.1007/3-540-40891-6_3

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41186-4

  • Online ISBN: 978-3-540-40891-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics