Skip to main content
SpringerLink
Log in

System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors

  • Conference paper
  • First Online:
Power-Aware Computer Systems (PACS 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2008))

Included in the following conference series:

Abstract

This paper focuses on system-level design methods for low energy consumption in architectures employing variable-voltage processors. Two lowenergy design flows are introduced. The first, Speed-up and Stretch, is based on the performance vs. low-energy design trade-off. The second, Eye-on-Energy, is based on energy sensitive scheduling and assignment techniques. Both of the approaches presented in this paper use simulated annealing to generate task-to-processor assignments. Also, both use list-scheduling based methods for scheduling. The set of experiments presented here characterize the newly introduced approaches, while giving an idea about the cost vs. low-energy and performance vs. low-energy design trade-offs a designer has to make.

This work was sponsored by ARTES: A network for Real-Time research and graduate Education in Sweden. http://www.artes.uu.se/

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. P. Chandrakasan and R. W. Brodersen, “Minimizing power consumption in CMOS circuits,” Proc. of the IEEE, Vol. 83, No. 4 (1995), 498–523

    Google Scholar 

  2. M. B. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, “Predictive system shutdown and other architectural techniques for energy efficient programmable pomputation,” IEEE Trans. on VLSI Systems, Vol.4 No.1 (1996), 42–51

    Article  Google Scholar 

  3. C. Hwang and A. C. Wu, “A predictive system shutdown method for energy saving of event-driven computation,” Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design 1997, 28–32

    Google Scholar 

  4. F. Yao, A. Demers, and S. Shenker, “A scheduling model for reduced CPU energy,” Proc. of the 36th Symposium on Foundations of Computer Science (1995), 374–382

    Google Scholar 

  5. I. Hong, Gang Qu, M. Potkonjak, and M.B. Srivastava, “Synthesis techniques for low-power hard realtime systems on variable voltage processors,” Proc. of the 19th IEEE Real-Time Systems Symposium (1998), 178–187

    Google Scholar 

  6. I. Hong, D. Kirovski, Gang Qu, M. Potkonjak, and M. B. Srivastava, “Power optimization of variable voltage core-based systems,” Proc. of the 35th Design Automation Conference (1998), 176–181

    Google Scholar 

  7. T. Ishihara, H. Yasuura, “Voltage scheduling problem for dynamically variable voltage processors,” Proc. of the 1998 International Symposium on Low Power Electronics Design (1998), 197–202

    Google Scholar 

  8. B. P. Dave, G. Lakshminarayana, and N. K. Jha, “COSYN: hardware-software co-synthesis of embedded systems”, Proc. of the 34th Design Automation Conference(1997), 703–708

    Google Scholar 

  9. F. Gruian and K. Kuchcinski, “Low-energy directed architecture selection and task scheduling for system-level design,” Proc. of the 25th Euromicro Conference (1999), 296–302

    Google Scholar 

  10. F. Gruian and K. Kuchcinski, “LEneS: Task Scheduling for Low-Energy Systems Using Variable Voltage Processors,” in press, Proc. of the 6th ASP-DAC (2001)

    Google Scholar 

  11. J.-M. Chang and M. Pedram, “Energy minimization using multiple supply voltages,” IEEE Trans. on VLSI Systems, Vol. 5, No. 4 (1997)

    Google Scholar 

  12. K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, “A 300MIPS/W RISC core processor with variable supply-voltage scheme in variable thresholdvoltage CMOS,” Proc. of the IEEE Custom Integrated Circuits Conference’ 97 (1997), 587–590

    Google Scholar 

  13. “SH-1:SH7032/SH7034 Product Brief,” HITACHI Semiconductor Inc.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, Lund University, Box 118, S-221 00, Lund, Sweden

    Flavius Gruian

Authors
  1. Flavius Gruian
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electrical and Computer Engineering, Carnegie Mellon University, 5000 Forbes Ave., PA 15213, Pittsburgh, USA

    Babak Falsafi

  2. School of Electrical and Computer Engineering, Purdue University, 1285 EE Building, IN 47907, W.Lafayette, USA

    T. N. Vijaykumar

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Gruian, F. (2001). System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors. In: Falsafi, B., Vijaykumar, T.N. (eds) Power-Aware Computer Systems. PACS 2000. Lecture Notes in Computer Science, vol 2008. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44572-2_1

Download citation

  • DOI: https://doi.org/10.1007/3-540-44572-2_1

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42329-4

  • Online ISBN: 978-3-540-44572-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation