Skip to main content

CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs

  • Conference paper
  • First Online:
Book cover Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1896))

Included in the following conference series:

Abstract

Rapidly growing design complexities and short time-to-market demands strengthen the need for fast and efficient functional verification and rapid prototyping. In this paper we present CoMGen (Configurable Module Generator) which implements arbitrary components ranging from flattened gate-level to pre-described parameterizable module descriptions into Look-Up Table (LUT)-based Field Programmable Gate Arrays (FPGAs). CoMGen targets a wide variety of today’s FPGAs and is based on generic LUT and flip-flop models. The module descriptions can be given in the popular hardware description language Verilog. Several tools exist for either only gate-level implementations or register transfer-level oriented module generation. CoMGen combines both while providing a fast, efficient and highly configurable mapping environment. It extends a universal module generator [1] in many terms. This paper provides a survey of CoMGen and its concept. The second part states very promising results for flattened gate-level netlists and gives an outlook on our current and future research.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Abke, E. Barke, and J. Stohmann. A Universal Module Generator for LUT-Based FPGAs. In Proc. of the 10th IEEE Int’l. Workshop on Rapid System Prototyping, pages 230–235. IEEE Computer Society, 1999.

    Google Scholar 

  2. L. Geppert. Electronic Design Automation. IEEE Spectrum, Jan. 2000.

    Google Scholar 

  3. J. Hwang, C. Patterson, S. Mohan, E. Dellinger, S. Mitra, and R. Wittig. Generating Layouts for Self-Implementing Modules. In Proc. of the 8th Int’l Workshop on Field-Programmable Logic and Applications, pages 525–529, 1998.

    Google Scholar 

  4. A. Koch. Module Compaction in FPGA-based Regular Datapaths. Proc. of the 33th ACM/IEEE Int’l Conference on Design Automation (DAC), pages 471–476, 1996.

    Google Scholar 

  5. A. Koch. Structured Design Implementation — A Strategy for Implementing Regular Datapaths on FPGAs. FPGA, pages 151–157, 1996.

    Google Scholar 

  6. A. Koch. Regular Datapaths on Field-Programmable Gate Arrays. PhD thesis, Technical University of Braunschweig, Germany, 1997.

    MATH  Google Scholar 

  7. LPM 210: Library of Parameterizable Modules Module Specification. http://www.edif.org/lpmweb/documentation/210cells.htm.

  8. A. R. Naseer, M. Balakrishnan, and A. Kumar. Direct Mapping of RTL Structures onto LUT-Based FPGA’s. IEEE TCAD, 17(5):624–631, July 1998.

    Google Scholar 

  9. J. Pihl and J.-E. øye. A Web-Based Arithmetic Module Generator for High Performance VLSI Applications. In Proc. of the Int’l Workshop on IP Based Synthesis and System Design, 1998.

    Google Scholar 

  10. J. Pihl and E. Sand. Arithmetic Module Generator for High Performance VLSI Designs. http://modgen.fysel.ntnu.no.

  11. S. Riedel, H.-J. Brand, and D.M üller. Module Generation from the Implementation Viewpoint. IWLAS, 1996.

    Google Scholar 

  12. J. Stohmann and E. Barke. An Universal CLA Adder Generator for SRAM-Based FPGAs. 6th Int’l Conference on Field Programmable Logic and Applications, pages 44–54, 1996.

    Google Scholar 

  13. J. Stohmann and E. Barke. A Universal Pezaris Array Multiplier Generator for SRAM-Based FPGAs. Int’l Conference on Computer Design, pages 489–495, 1997.

    Google Scholar 

  14. J. Stohmann, K. Harbich, M. Olbrich, and E. Barke. An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping. 8th Int’l Conference on Field Programmable Logic and Application, pages 79–88, 1998.

    Google Scholar 

  15. D. E. Thomas and P. R. Moorby. The Verilog Hardware Description Language. Kluwer Academic Publishers, 4th edition, 1998.

    Google Scholar 

  16. Xilinx. The Programmable Logic Data Book. Xilinx, Inc., 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Abke, J., Barke, E. (2000). CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_22

Download citation

  • DOI: https://doi.org/10.1007/3-540-44614-1_22

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67899-1

  • Online ISBN: 978-3-540-44614-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics