Abstract
State-of-the-art FPGAs possess I/O resources that can be configured to support a wide variety of I/O standards [1]. In such devices, the I/O resources are grouped into banks. One of the consequences of the banked organization is that all of the I/O objects that are placed within a bank must use “compatible” I/O standards. The compatibility of I/O standards is based on each standard’s supply and reference voltage requirements. For designs that use more than one I/O standard, the constraints associated with the banked organization lead to a constrained I/O pad placement problem. Meeting these constraints with a minimal deleterious effect on traditional objectives like minimizing wirelength turns out to be quite challenging. In this paper, we present a placement algorithm that operates in the context of these constraints. Our approach uses a combination of simulated annealing, weighted bipartite matching and constructive packing to produce a feasible I/O placement. Results show that the proposed algorithm produces placements with wirelength characteristics that are similar to the placements produced when pad placement is unconstrained.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Xilinx Inc., “VirtexTM-E 1.8V Field Programmable Gate Arrays,” Product Data Sheet, http://www.xilinx.com, 2000.
S. Kirkpatrick, C. Gelatt and M. Vecchi, “Optimization by Simulated Annealing,” Science, May 13, 1983, pp. 671–680.
A. Marquardt, V. Betz and J. Rose, “Timing-Driven Placement for FPGAs,” Proc. ACM/SIGDA Int. Sym. on Field Programmable Gate Arrays, 2000, pp. 203–213.
J. Frankle, “Iterative and Adaptive Slack Allocation for Performance-driven Layout and FPGA Routing,” Proc. of the 29th ACM/IEEE Design Automation Conference, 1992, pp. 536–542.
T. Cormen, C. Leiserson and R. Rivest, “Introduction to Algorithms,” McGraw-Hill Book Company, New York, 1994.
R. Tarjan, “Data Structure and Network Algorithms,” CBMS-NSF Regional Conference Series in Applied Mathematics, Society for Industrial and Applied Mathematics (SIAM), Philadelphia, 1983.
M. Fredman and R. Tarjan, “Fibonacci Heaps and Their Uses in Improved Network Optimization Algorithms,” Journal of the Association for Computing Machinery, Vol. 34, No. 3 July 1987, pp. 596–615.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Anderson, J., Saunders, J., Nag, S., Madabhushi, C., Jayaraman, R. (2000). A Placement Algorithm for FPGA Designs with Multiple I/O Standards. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_24
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_24
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive