Skip to main content
SpringerLink
Log in

A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1896))

Included in the following conference series:

Abstract

We introduce a new reconfigurable logic element. Its operations are based on threshold logic and it can store its own configuration data. The element is composed of threshold gates which are implemented in a two-level feed-forward neuron MOS circuit. We present a effective method of switching and storing the values of two variable thresholds in a neuron MOS transistor so as to reconfigure the element without requiring any additional memory circuit or device. Circuit simulation results are provided to verify the correct operations of the reconfigurable element in the following four function modes: symmetric function modes with/without configuration data storage, and multiplexer function modes with/without control data storage.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Brown, S.D., Francis, R.J., Rose, J., Vranesic Z.G.:Field-Programmable Gate Arrays. Kluwer Academic Publishers (1992)

    Google Scholar 

  2. Shibata, T., Ohmi, T.: A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations. IEEE Trans. ED. 39 (1992) 1444–1455

    Google Scholar 

  3. Shibata, T., Kotani, K., Ohmi, T.: Real-Time Reconfigurable Logic Circuits Using Neuron MOS Transistors. IEEE ISSCC93 FA 15.3 (1993) 238–239

    Google Scholar 

  4. Shibata, T., Ohmi, T.: Neuron MOS Binary-Logic Integrated Circuits-Part I: Design Fundamentals and Soft-Hardware-Logic Circuit Implementation. IEEE Trans. ED. 40 (1993) 570–576

    Google Scholar 

  5. Shibata, T., Ohmi, T.: Neuron MOS Binary-Logic Integrated Circuits-Part II: Simplifying Techniques of Circuit Configuration and their Practical Applications. IEEE Trans. ED. 40 (1993) 974–979

    Google Scholar 

  6. Muroga, S.: Threshold Logic and Its Applications. John Wiley & Sons, Inc. (1971)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. NTT Communication Science Laboratories, 2-4, Hikaridai, Seika-cho, Soraku-gun, Kyoto, 619-0237, Japan

    Kazuo Aoyama & Hiroshi Sawada

  2. NTT Network Innovation Laboratories, 1-1, Hikarinooka, Yokosuka-Shi, Kanagawa, 239-0847, Japan

    Akira Nagoya

  3. Department of Electrical and Computer Engineering, University of Maryland, College Park, Maryland, 20742, USA

    Kazuo Nakajima

Authors
  1. Kazuo Aoyama
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hiroshi Sawada
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Akira Nagoya
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Kazuo Nakajima
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Computer Science Department, University of Kaiserslautern, P. O. Box. 30 49, 67653, Kaiserslautern, Germany

    Reiner W. Hartenstein

  2. Carinthia Tech Institute, Richard-Wagner-Str. 19, 9500, Villach, Austria

    Herbert Grünbacher

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Aoyama, K., Sawada, H., Nagoya, A., Nakajima, K. (2000). A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_71

Download citation

  • DOI: https://doi.org/10.1007/3-540-44614-1_71

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67899-1

  • Online ISBN: 978-3-540-44614-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation