Skip to main content

Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPGAs

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1896))

Included in the following conference series:

  • 666 Accesses

Abstract

We present an extension of a procedure for self-testing of an FPGA that implements a user-defined function. This extension, intended to improve the detectability of FPGA delay faults, exploits the reconfigurability of FPGAs and is based on modifying the functions of LUTs in the section under test. A modification procedure replaces a user-defined function of each LUT with a specific function that preserves the blocking capability and input-output transition pattern of the original function. We show that the proposed method significantly increases the susceptibility of FPGA delay faults to random testing.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Huang, W.K., Meyer, F. J., Chen X.-T., Lombardi, F.: Testing Configurable LUT-Based FPGA’s. IEEE Trans. on VLSI Systems (1998) 276–283

    Google Scholar 

  2. Renovell, M., Figueras, J., Zorian, Y.: Test of RAM-based FPGA: Methodology and Application to the Interconnect. Proc. 15th VLSI Test Symp. (1997) 230–237

    Google Scholar 

  3. Stroud, C., Konala, S., Chen, P., Abramovici, M.: Built-In Self-Test of Logic Blocks in FPGAs (Finally, a Free Lunch: BIST Without Overhead!). Proc. 14th VLSI Test Symp. (1996) 387–392

    Google Scholar 

  4. Leeser M. et al.: Rothko — A Three-Dimensional FPGA. IEEE Design & Test of Computers 1 (1998) 16–23

    Article  Google Scholar 

  5. Krasniewski, A.: Design for Application-Dependent Testability of FPGAs. Proc. Int’l Workshop on Logic and Architecture Synthesis (1997) 245–254

    Google Scholar 

  6. Krasniewski, A.: Application-Dependent Testing of FPGA Delay Faults. Proc. EUROMICRO’99 (1999) 260–267

    Google Scholar 

  7. Krasniewski, A.: Self-Testing of FPGA Delay Faults in the System Environment. Tech. Report, Warsaw Univ. of Technology, Inst. of Telecommunications (2000)

    Google Scholar 

  8. Krasniewski, A.: Enhancing Detection of Delay Faults in FPGA-Based Circuits by Transformations of LUT Functions, Preprints IFAC Workshop on Programmable Devices and Systems — PDS2000 (2000) 127–132

    Google Scholar 

  9. David R.: Random Testing of Digital Circuits — Theory and Applications, Marcel Dekker, Inc. (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Krasniewski, A. (2000). Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPGAs. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_72

Download citation

  • DOI: https://doi.org/10.1007/3-540-44614-1_72

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67899-1

  • Online ISBN: 978-3-540-44614-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics