Skip to main content

A Stream Processor Architecture Based on the Con.gurable CEPRA-S

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1896))

Included in the following conference series:

Abstract

Stream processing is a very efficient method to process large amounts of data. In contrast to vector architectures, stream processing involves instruction stream which are associated with data streams instead of a single instruction operating on data streams (vectors) thus facilitating individual processing of stream elements. Furthermore, operators in the arithmetic/logic unit can be configured to meet special processing requirements of an application. In the following article an architecture which can be configured as a stream processor is described.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Rolf Ho.mann, Klaus-Peter Völkmann, and Marek Sobolewski. The cellular processing machine CEPRA-8L. Mathematical Research, 81:179–188, 1994.

    Google Scholar 

  2. Christian Hochberger, Rolf Ho.mann, Klaus-Peter Völkmann, and Jens Steuerwald. The CEPRA-1X cellular processor. In Rainer W. Hartenstein and Viktor K. Prasanna editors, Reconfigurable Architectures, High Performance by Configware. IT Press, Bruchsal, 1997.

    Google Scholar 

  3. Konrad Zuse. Der Computer-mein Lebenswerk. Springer-Verlag, Berlin Heidelberg, 1986.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hoffmann, R., Ulmann, B., Völkmann, KP., Waldschmidt, S. (2000). A Stream Processor Architecture Based on the Con.gurable CEPRA-S. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_94

Download citation

  • DOI: https://doi.org/10.1007/3-540-44614-1_94

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67899-1

  • Online ISBN: 978-3-540-44614-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics