Abstract
Application-specific Systems-on-Chip (SoCs) introduce a set of various challenges for their interdisciplinary microelectronic implementation, from system theory (application) level over efficient CAD methods to suitable technologies, e. g. considering also reconfigurable hardware parts on different granularities. The paper sketches first major perspectives in architecture, design and application of Configurable Systems-on-Chip (CSoCs). The focus is the description of new CAD-algorithms for mapping automatized presynthesized IP-cores onto coarsegrain dynamically reconfigurable array architectures. Here, combinatorial optimization methods are combined with physical chip design algorithms, whereas dynamic reconfiguration of allocated hardware resources is considered.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
“ASIC Sstem-on-a-Chip”, Integrated Circuit Engineering (ICE), http://www.ice-corp.com
M. Glesner, J. Becker, T. Pionteck: Future Research, Application and Education Perspectives of Complex Systems-on-Chip (Sot); in: Proc. of Baltic Electronic Conference (BEC 2000), October 2000, Tallinn, Estonia
P. Athanas, A. Abbot: Real-Time Image Processing on a Custom Computing Platform, IEEEComputer, vol. 28, no. 2, Feb. 1995.
R. W. Hartenstein, J. Becker et al.: A Novel Machine Paradigm to Accelerate Scientific Computing; Special issue on Scientific Computing of Computer Science and Informatics Journal, Computer Society of India, 1996.
J. Rabaey, “Reconfigurable Processing: The Solution to Low-Power Programmable DSP”, Proceedings ICASSP 1997, Munich, pp., April 1997.
J. Becker, et aL: DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications; in: 10th Int’l. Conf. on Field Programmable Logic and Applications, Villach, Österreich
J. Becker, M. Glesner: IP-based Application Mapping Techniques for Dynamically Reconfigurable Hardware Architectures; Proc. Int’l. WS on Eng. of Reconf. HW/SW Objects (ENREGLE’OO), June 2000, Las Vegas, USA.
Y. Zorian, R. K. Gupta: Design and Test of Core-Based Systems on Chips; in IEDesign & Test of Computers, pp. 14–25, Oct.–Dec. 1997.
Xilinx Corp.: http://www.xilinx.com/products/virtex.htm.
Altera Corp.: http://www.altera.com
Triscend Inc.: http://www.triscend.com
LucentWeb] http://www.lucentcom/micro/fpga/
Hitachi Semiconductor: http://semiconductor.hitachi.com/news/triscend.html
Peter Jung, Joerg Plechinger., “M-GOLD: a multimode basband platform for future mobile terminals”, CTMC’99, IEInternational Conference on Communications, Vancouver, June 1999.
Jan M. Rabaey: System Design at Universities: Experiences and Challenges;IEComputer Society International Conference on Microelectronic Systems Education (MSE’99), July 19-21, Arlington VA, USA
Pleiades Group: http://bwrc.eecs.berkeley.edu/Research/Configurable_Architectures/
S. Copen Goldstein, H. Schmit, et al:“PipeRench: a Coprocessor for Streaming Multimedia Acceleration” in lSCA 1999. http://www.ece.cmu.edu/research/piperench/
MIT Reinventing Computing: http://www.ai.mit.edu/projects/transitdpga_prototype_documents.html
S. M. Sait, H. Youssef: Iterative Computer Algorithms with Applications in Engineering, IECS Press, USA, 1999
T. Lengauer: Combinatorical Algorithms for Integrated Circuit Layout, Wiley-Teibner, 1990
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Becker, J., Liebau, N., Pionteck, T., Glesner, M. (2001). Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_60
Download citation
DOI: https://doi.org/10.1007/3-540-44687-7_60
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42499-4
Online ISBN: 978-3-540-44687-3
eBook Packages: Springer Book Archive