Skip to main content
SpringerLink
Log in

X-MatchPRO: A ProASIC-Based 200 Mbytes/s Full-Duplex Lossless Data Compressor

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications (FPL 2001)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2147))

Included in the following conference series:

Abstract

This paper presents the full-duplex architecture of the X-MatchPRO lossless data compressor and its highly integrated implementation in a nonvolatile reprogrammable ProASIC FPGA. The X-MatchPRO architecture offers a data independent throughput of 100 Mbytes/s and simultaneous compression/decompression for a combine full-duplex performance of 200 Mbytes/s clocking at 25 MHz. Both compression and decompression channels fit into a single A500K130 ProASIC FPGA with a typical compression ratio that halves the original uncompressed data. The device is specially targeted to enhance the performance of Gbit/s data networks and storage applications where it can double the performance of the original system.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M. Nelson, ‘The Data Compression Book’, Prentice Hall, 1991.

    Google Scholar 

  2. M. Kjelso, M Gooch, S Jones, ‘Design & Performance of a Main Memory Hardware Data Compressor’, Proceedings 22nd EuroMicro Conference, pp. 423–430, September 1996, Prague, Czech Republic.

    Google Scholar 

  3. J. Nuñez, C. Feregrino, S. Bateman, S Jones, ‘The X-MatchLITE FPGA-based Data Compressor’, Proceedings 25th EuroMicro Conference, pp126–133, September 1999.

    Google Scholar 

  4. José Luis Núñez,, Simon Jones,‘The X-MatchPRO 100 Mbytes/second FPGA-Based Lossless Data Compressor’, proceedings of Design, Automation and Test in Europe, DATE Conference 2000, pp. 139–142, March, 2000.

    Google Scholar 

  5. J. L. Bentley, D. D. Sleator, R. E. Tarjan, V. K. Wei, ‘A Locally Adaptive Data Compression Scheme’, Communications of the ACM, Vol. 29, No. 4, pp. 320–330, April 1986.

    Article  MATH  MathSciNet  Google Scholar 

  6. ‘ProASIC™ 500K Family’, Data sheet, Actel corporation, 955 East Arques Avenue, Sunnyvale, CA, 2000.

    Google Scholar 

  7. ‘ALDC1-40S-M’, Data sheet, IBM Microelectronics Division, 15080 Route 52, Bldg 504 Hopewell Junction, NY, 1994.

    Google Scholar 

  8. ‘AHA3521 40 Mbytes/s ALDC Data Compression Coprocessor IC’, Product Brief, Advanced Hardware Architectures Inc, 2635 Hopkins Court, Pullman, WA, 1997.

    Google Scholar 

  9. J.M. Cheng and L.M. Duyanovich, ‘Fast and Highly Reliable IBMLZ1 Compression Chip and Algorithm for Storage’, Hot Chips VII Symposium, August 14–15, pp. 155–165, 1995.

    Google Scholar 

  10. ‘AHA3211 20 Mbytes/rs DCLZ Data Compression Coprocessor IC’, Product Brief, Advanced Hardware Architectures Inc, 2635 Hopkins Court, Pullman, WA, 1997.

    Google Scholar 

  11. ‘Primer: Data Compression (DCLZ)’, Application Note, Advanced Hardware Architectures Inc, 2635 Hopkins Court, Pullman, WA, 1996.

    Google Scholar 

  12. ‘9600 Data Compression Processor’, Data Sheet, Hi/fn Inc, 750 University Avenue, Los Gatos, CA, 1999.

    Google Scholar 

  13. ‘How LZS Data Compression Works’, Application Note, Hi/fn Inc, 750 University Avenue, Los Gatos, CA, 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electronic Systems Design Group, Loughborough University, Loughborough, Leicestershire, LE, 11 3 TU, England

    José Luis Núñez, Claudia Feregrino, Simon Jones & Stephen Bateman

  2. BridgeWave Communications, Inc., 3350 Thomas Rd, Santa Clara, CA, 95954, USA

    Stephen Bateman

Authors
  1. José Luis Núñez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Claudia Feregrino
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Simon Jones
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Stephen Bateman
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Division of Informatics, University of Edinburgh, James Clerk Maxwell Building Mayfield Road, EH9 3JZ, Edinburgh, UK

    Gordon Brebner

  2. School of Electrical and Electronic Engineering, Queen’s University of Belfast, Ashby Building Stranmillis Road, BT9 5AH, Belfast, UK

    Roger Woods

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Núñez, J.L., Feregrino, C., Jones, S., Bateman, S. (2001). X-MatchPRO: A ProASIC-Based 200 Mbytes/s Full-Duplex Lossless Data Compressor. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_65

Download citation

  • DOI: https://doi.org/10.1007/3-540-44687-7_65

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42499-4

  • Online ISBN: 978-3-540-44687-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation