Abstract
As applications of the Self-Organising Map emerge in portable devices, power dissipation becomes a crucial design issue. The digital implementation of the SOM which is introduced in this paper meets low power requirements by means of increasing silicon area while reducing the number of clock cycles required to process each element of an input vector. Designs of a single neuron requiring two clock cycles, one clock cycle, and 1/2 clock cycle per element of the input vector are presented. The designs offer a reduction in power of a factor of 3 for an increase in silicon area of some 33%. The contribution of each routine composing training and classification to total power is also illustrated.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T. Kohonen “Self-Organizing Maps” 3rd ed. Springer 2001, Springer Series in Information Sciences 30
N. Lightowler, A.R. Allen, H. Grant, D.C. Hendry, C.T. Spracklen “The Modular Map” Neural Networks IJCNN’99 Vol. 2, pp 851–856
P. Ienne, T. Cornu, G. Kuhn “Special-Purpose Digital Hardware for Neural Networks: An Architectural Survey” Journal of VLSI Signal Processing Systems Vol 13 1996 pp. 5–25.
R. Tawel, N. Aranki, G.V. Puskorius, K.A. Marco, L.A. Feldkamp, J.V. James, G. Jesion, T.M. Feldkamp “Custom VLSI ASIC for automotive applications with recurrent networks” Neural Networks Proceedings, 1998, IEEE World Congress on Computational Intelligence. The 1998 IEEE International Joint Conference on, Vol 1, 1998, pp. 598–602.
S. Rüping, M. Porrmann and U. Rückert SOM Accelerator System Neurocomputing 21 (1998) pp. 31–50
M. S. Melton, T. Phan, D. S. Reeves and D. E. Van den Bout The TInMANN VLSI Chip IEEE Transactions on Neural Networks, Vol. 3, No. 3, May 1992, pp. 375–383
K. Roy and S. C. Prasad Low-power CMOS VLSI circuit design John Wiley and Sons, Inc. 2000
V. Tiwari, S. Malik, A. Wolfe, M.T.-C. Lee Instruction Level Power Analysis and Optimisation of Software Journal of VLSI Signal Processing, 1996
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Cambio, R., Hendry, D.C. (2003). Low Power Digital Neuron for SOM Implementations. In: Kaynak, O., Alpaydin, E., Oja, E., Xu, L. (eds) Artificial Neural Networks and Neural Information Processing — ICANN/ICONIP 2003. ICANN ICONIP 2003 2003. Lecture Notes in Computer Science, vol 2714. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44989-2_86
Download citation
DOI: https://doi.org/10.1007/3-540-44989-2_86
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40408-8
Online ISBN: 978-3-540-44989-8
eBook Packages: Springer Book Archive