Skip to main content

Retargetable Program Profiling Using High Level Processor Models

  • Conference paper
  • First Online:
High Performance Computing — HiPC 2001 (HiPC 2001)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2228))

Included in the following conference series:

  • 359 Accesses

Abstract

Program profiling helps in characterizing program behavior for a target architecture. We have implemented a retargetable simulation driven code profiler from a high-level processor description language, Sim-nML. A programming interface has been provided for building customized profilers. The retargetability makes the profiling tool independent of the target instruction set.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare, Nikil Dutt, Alex Nicolau: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany, March 1999

    Google Scholar 

  2. S. Pees, A. Hoffmann, V. Zivojnovic, H. Meyr: LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. Proceedings of the 36th Design Automation Conference, New Orleans, June 1999

    Google Scholar 

  3. V. Rajesh, Rajat Moona: Processor Modeling for Hardware Software Co-Design. Proceedings of the 12th International Conference on VLSI Design, Goa, India, January,1999

    Google Scholar 

  4. Rajat Moona: Processor Models for Retargetable Tools. Proceedings of Rapid Systems Prototyping 2000 (IEEE), Paris, June, 2000

    Google Scholar 

  5. Subhash Chandra and Rajat Moona: Retargetable Functional Simulator Using High Level Processor Models. Proceedings of the 13th International Conference on VLSI Design, Calcutta, India., January, 2000

    Google Scholar 

  6. Rajiv Ravindran and Rajat Moona: Retargetable Cache Simulation Using High Level Processor Models. Proceedings of the 6th Australasian Computer Systems Architecture Conference, Gold Coast, Australia, January, 2001

    Google Scholar 

  7. Amitabh Srivastava and David Wall: ATOM: A System for Building Customized Analysis Tools. Proceedings of the SIGPLAN’ 94 Conference of Programming Language Design and Implementation, June, 1994, 196–205

    Google Scholar 

  8. Michael D. Smith: Tracing with Pixie. Memo from Center for Integrated Systems, Stanford Univ., April, 1991

    Google Scholar 

  9. James R. Larus: Efficient Program Tracing. IEEE Computer, May, 1993, 26(5):52–61

    Google Scholar 

  10. James R. Larus, Thomas Ball: Rewriting Executable Files to Measure Program Behavior. Software: Practice and Experience, Feb, 1994, 24(2):197–218

    Article  Google Scholar 

  11. James R. Larus, Eric Schnarr: EEL: Machine-Independent Executable Editing. SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 1995

    Google Scholar 

  12. Rajiv Ravindran: Retargetable Profiling Tools and their Application in Cache Simulation and Code Instrumentation. Masters thesis report, Dept. of Computer Science and Engg., IIT Kanpur, India, Dec 1999. http://www.cse.iitk.ac.in/research/mtech1998/9811116.html

  13. Nihal Chand Jain: Disassembler Using High Level Processor Models. Masters thesis report, Dept. of Computer Science and Engg., IIT Kanpur, India, January 1998. http://www.cse.iitk.ac.in/research/mtech1997/9711113.html

  14. Anand Shukla, Arvind Saraf: A Formalism for Processor Description. Bachelors thesis report, Dept. of Computer Science and Engg., IIT Kanpur, India, May 2001.

    Google Scholar 

  15. M. Freerick: The nML Machine Description Formalism. http://www.cs.tuberlin.de/~mfx/dvidocs/nml2.dvi.gz, 1993

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ravindran, R., Moona, R. (2001). Retargetable Program Profiling Using High Level Processor Models. In: Monien, B., Prasanna, V.K., Vajapeyam, S. (eds) High Performance Computing — HiPC 2001. HiPC 2001. Lecture Notes in Computer Science, vol 2228. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45307-5_20

Download citation

  • DOI: https://doi.org/10.1007/3-540-45307-5_20

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-43009-4

  • Online ISBN: 978-3-540-45307-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics